{"id":"https://openalex.org/W2901889659","doi":"https://doi.org/10.1109/sbcci.2018.8533248","title":"Exact Multi-Level Benchmark Circuit Generation for Logic Synthesis Evaluation","display_name":"Exact Multi-Level Benchmark Circuit Generation for Logic Synthesis Evaluation","publication_year":2018,"publication_date":"2018-08-01","ids":{"openalex":"https://openalex.org/W2901889659","doi":"https://doi.org/10.1109/sbcci.2018.8533248","mag":"2901889659"},"language":"en","primary_location":{"id":"doi:10.1109/sbcci.2018.8533248","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sbcci.2018.8533248","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 31st Symposium on Integrated Circuits and Systems Design (SBCCI)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://hdl.handle.net/10183/193157","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5028824039","display_name":"Walter Lau Neto","orcid":"https://orcid.org/0000-0002-9349-4964"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Walter L. Neto","raw_affiliation_strings":["PGMICRO, Federal University of Rio Grande do Sul, Porto Alegre, RS, Brazil"],"affiliations":[{"raw_affiliation_string":"PGMICRO, Federal University of Rio Grande do Sul, Porto Alegre, RS, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031641596","display_name":"Vinicius N. Possani","orcid":"https://orcid.org/0000-0003-4334-1174"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Vinicius N. Possani","raw_affiliation_strings":["PPGC, Federal University of Rio Grande do Sul, Porto Alegre, RS, Brazil"],"affiliations":[{"raw_affiliation_string":"PPGC, Federal University of Rio Grande do Sul, Porto Alegre, RS, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010444815","display_name":"Felipe S. Marranghello","orcid":"https://orcid.org/0000-0002-5368-6750"},"institutions":[{"id":"https://openalex.org/I86987016","display_name":"KTH Royal Institute of Technology","ror":"https://ror.org/026vcq606","country_code":"SE","type":"education","lineage":["https://openalex.org/I86987016"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Felipe S. Marranghello","raw_affiliation_strings":["Department of Electronic Systems, KTH - Royal Institute of Technology, Stockholm"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Systems, KTH - Royal Institute of Technology, Stockholm","institution_ids":["https://openalex.org/I86987016"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033958196","display_name":"Jody Maick Matos","orcid":"https://orcid.org/0000-0002-7533-6508"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Jody M. Matos","raw_affiliation_strings":["Silvaco, Inc., Santa Clara, CA, US"],"affiliations":[{"raw_affiliation_string":"Silvaco, Inc., Santa Clara, CA, US","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065397615","display_name":"Andr\u00e9 I. Reis","orcid":"https://orcid.org/0000-0002-3118-8160"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Andre I. Reis","raw_affiliation_strings":["PPGC, Federal University of Rio Grande do Sul, Porto Alegre, RS, Brazil"],"affiliations":[{"raw_affiliation_string":"PPGC, Federal University of Rio Grande do Sul, Porto Alegre, RS, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5090563366","display_name":"Renato P. Ribas","orcid":"https://orcid.org/0000-0002-9895-7489"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Renato P. Ribas","raw_affiliation_strings":["PPGC, Federal University of Rio Grande do Sul, Porto Alegre, RS, Brazil"],"affiliations":[{"raw_affiliation_string":"PPGC, Federal University of Rio Grande do Sul, Porto Alegre, RS, Brazil","institution_ids":["https://openalex.org/I130442723"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5028824039"],"corresponding_institution_ids":["https://openalex.org/I130442723"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.15399658,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.7835439443588257},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6986347436904907},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6025369167327881},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5799174308776855},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.557693362236023},{"id":"https://openalex.org/keywords/heuristic","display_name":"Heuristic","score":0.5445927977561951},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.532344400882721},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.5095949172973633},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.49384862184524536},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.47736382484436035},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.45951616764068604},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.4455128312110901},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.44472774863243103},{"id":"https://openalex.org/keywords/boolean-function","display_name":"Boolean function","score":0.4370438754558563},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.34336239099502563},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.16143548488616943},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11415579915046692},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.093106210231781},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.07020077109336853}],"concepts":[{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.7835439443588257},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6986347436904907},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6025369167327881},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5799174308776855},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.557693362236023},{"id":"https://openalex.org/C173801870","wikidata":"https://www.wikidata.org/wiki/Q201413","display_name":"Heuristic","level":2,"score":0.5445927977561951},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.532344400882721},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.5095949172973633},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.49384862184524536},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.47736382484436035},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.45951616764068604},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.4455128312110901},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.44472774863243103},{"id":"https://openalex.org/C187455244","wikidata":"https://www.wikidata.org/wiki/Q942353","display_name":"Boolean function","level":2,"score":0.4370438754558563},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.34336239099502563},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.16143548488616943},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11415579915046692},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.093106210231781},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.07020077109336853},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/sbcci.2018.8533248","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sbcci.2018.8533248","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 31st Symposium on Integrated Circuits and Systems Design (SBCCI)","raw_type":"proceedings-article"},{"id":"pmh:oai:americanae.aecid.es:3148208","is_oa":true,"landing_page_url":"http://hdl.handle.net/10183/193157","pdf_url":null,"source":{"id":"https://openalex.org/S4306400786","display_name":"Americanae (AECID Library)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"reponame:Biblioteca Digital de Teses e Disserta\u00e7\u00f5es da UFRGS","raw_type":"info:eu-repo/semantics/publishedVersion"}],"best_oa_location":{"id":"pmh:oai:americanae.aecid.es:3148208","is_oa":true,"landing_page_url":"http://hdl.handle.net/10183/193157","pdf_url":null,"source":{"id":"https://openalex.org/S4306400786","display_name":"Americanae (AECID Library)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"reponame:Biblioteca Digital de Teses e Disserta\u00e7\u00f5es da UFRGS","raw_type":"info:eu-repo/semantics/publishedVersion"},"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.4099999964237213}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321091","display_name":"Coordena\u00e7\u00e3o de Aperfei\u00e7oamento de Pessoal de N\u00edvel Superior","ror":"https://ror.org/00x0ma614"},{"id":"https://openalex.org/F4320322025","display_name":"Conselho Nacional de Desenvolvimento Cient\u00edfico e Tecnol\u00f3gico","ror":"https://ror.org/03swz6y49"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1493979242","https://openalex.org/W1501182936","https://openalex.org/W1896033403","https://openalex.org/W2035561773","https://openalex.org/W2100465945","https://openalex.org/W2106814045","https://openalex.org/W2112173236","https://openalex.org/W2114638353","https://openalex.org/W2124618076","https://openalex.org/W2126693329","https://openalex.org/W2133079286","https://openalex.org/W2143154265","https://openalex.org/W2152406824","https://openalex.org/W2159034123","https://openalex.org/W2242458479","https://openalex.org/W2587961233","https://openalex.org/W2612206497","https://openalex.org/W3148005990","https://openalex.org/W4213350534","https://openalex.org/W6678797189","https://openalex.org/W6737174275"],"related_works":["https://openalex.org/W2373127312","https://openalex.org/W3129977055","https://openalex.org/W1488117239","https://openalex.org/W2386022279","https://openalex.org/W659242671","https://openalex.org/W2197466303","https://openalex.org/W2098419840","https://openalex.org/W2364534035","https://openalex.org/W80138902","https://openalex.org/W2000478871"],"abstract_inverted_index":{"Logic":[0],"synthesis":[1,16,46,82],"is":[2,47,108,149],"a":[3,48,93],"crucial":[4],"step":[5],"in":[6,34,120],"digital":[7],"integrated":[8],"circuit":[9,36,136,153],"design.":[10,39],"There":[11],"are":[12,57,66],"methods":[13],"for":[14],"exact":[15,44,72,98,112],"of":[17,28,31,55,67,81,163],"twolevel":[18],"design":[19],"able":[20,109],"to":[21,77,86,96,110,138,151,159],"handle":[22],"very":[23],"large":[24],"circuits,":[25],"with":[26,84,115],"hundred":[27],"inputs,":[29],"although":[30],"limited":[32],"usefulness":[33],"VLSI":[35],"and":[37,61],"system":[38],"On":[40],"the":[41,53,75,79,87,125,133],"other":[42,152],"hand,":[43],"multi-level":[45,99],"quite":[49],"complex":[50],"task,":[51],"where":[52],"majority":[54],"algorithms":[56],"heuristic.":[58],"To":[59],"evaluate":[60,78],"validate":[62],"new":[63],"methods,":[64],"benchmarks":[65,73],"great":[68],"importance.":[69],"In":[70],"particular,":[71],"unlock":[74],"possibility":[76],"effectiveness":[80],"algorithm":[83],"respect":[85],"optimal":[88],"solution.":[89],"This":[90],"work":[91,148],"proposes":[92],"novel":[94],"method":[95],"generate":[97],"circuits":[100,114],"based":[101],"on":[102],"reversible":[103],"logic.":[104],"The":[105,146],"proposed":[106,147],"approach":[107],"build":[111],"benchmark":[113],"around":[116],"40":[117],"millions":[118],"nodes":[119],"short":[121],"time,":[122],"acting":[123],"as":[124],"identity":[126],"function":[127],"f(x)":[128],"=":[129],"x.":[130],"It":[131],"means,":[132],"most":[134],"compact":[135],"corresponds":[137],"only":[139],"wires,":[140],"without":[141],"any":[142],"logic":[143],"gate":[144],"instantiation.":[145],"complementary":[150],"generation":[154],"approaches,":[155],"being":[156],"easily":[157],"combined":[158],"explore":[160],"particular":[161],"characteristics":[162],"related":[164],"benchmarks.":[165]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}