{"id":"https://openalex.org/W2901057856","doi":"https://doi.org/10.1109/sbcci.2018.8533247","title":"A Distributed Functional Verification Environment for the Design of System-on-Chip in Heterogeneous Architectures","display_name":"A Distributed Functional Verification Environment for the Design of System-on-Chip in Heterogeneous Architectures","publication_year":2018,"publication_date":"2018-08-01","ids":{"openalex":"https://openalex.org/W2901057856","doi":"https://doi.org/10.1109/sbcci.2018.8533247","mag":"2901057856"},"language":"en","primary_location":{"id":"doi:10.1109/sbcci.2018.8533247","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sbcci.2018.8533247","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 31st Symposium on Integrated Circuits and Systems Design (SBCCI)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5075621586","display_name":"Thiago W. B. Silva","orcid":null},"institutions":[{"id":"https://openalex.org/I41455075","display_name":"Universidade Federal de Campina Grande","ror":"https://ror.org/00eftnx64","country_code":"BR","type":"education","lineage":["https://openalex.org/I41455075"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Thiago W B Silva","raw_affiliation_strings":["Universidade Federal de Campina Grande (UFCG), Campina Grande, Brazil"],"affiliations":[{"raw_affiliation_string":"Universidade Federal de Campina Grande (UFCG), Campina Grande, Brazil","institution_ids":["https://openalex.org/I41455075"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032733867","display_name":"Daniel C. Morais","orcid":"https://orcid.org/0000-0003-2937-4404"},"institutions":[{"id":"https://openalex.org/I41455075","display_name":"Universidade Federal de Campina Grande","ror":"https://ror.org/00eftnx64","country_code":"BR","type":"education","lineage":["https://openalex.org/I41455075"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Daniel C Morais","raw_affiliation_strings":["Universidade Federal de Campina Grande (UFCG), Campina Grande, Brazil"],"affiliations":[{"raw_affiliation_string":"Universidade Federal de Campina Grande (UFCG), Campina Grande, Brazil","institution_ids":["https://openalex.org/I41455075"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051313207","display_name":"Halamo G. R. Andrade","orcid":null},"institutions":[{"id":"https://openalex.org/I169045520","display_name":"Universidade Federal da Para\u00edba","ror":"https://ror.org/00p9vpz11","country_code":"BR","type":"education","lineage":["https://openalex.org/I169045520"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Halamo G R Andrade","raw_affiliation_strings":["Universidade Federal da Para\u00edba (UFPB), Joao Pessoa, Brazil"],"affiliations":[{"raw_affiliation_string":"Universidade Federal da Para\u00edba (UFPB), Joao Pessoa, Brazil","institution_ids":["https://openalex.org/I169045520"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084187340","display_name":"Felipe C A Nunes","orcid":null},"institutions":[{"id":"https://openalex.org/I169045520","display_name":"Universidade Federal da Para\u00edba","ror":"https://ror.org/00p9vpz11","country_code":"BR","type":"education","lineage":["https://openalex.org/I169045520"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Felipe C A Nunes","raw_affiliation_strings":["Universidade Federal da Para\u00edba (UFPB), Joao Pessoa, Brazil"],"affiliations":[{"raw_affiliation_string":"Universidade Federal da Para\u00edba (UFPB), Joao Pessoa, Brazil","institution_ids":["https://openalex.org/I169045520"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038249802","display_name":"Elmar U. K. Melcher","orcid":"https://orcid.org/0000-0003-0560-1131"},"institutions":[{"id":"https://openalex.org/I41455075","display_name":"Universidade Federal de Campina Grande","ror":"https://ror.org/00eftnx64","country_code":"BR","type":"education","lineage":["https://openalex.org/I41455075"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Elmar Uwe Kurt Melcher","raw_affiliation_strings":["Universidade Federal de Campina Grande (UFCG), Campina Grande, Brazil"],"affiliations":[{"raw_affiliation_string":"Universidade Federal de Campina Grande (UFCG), Campina Grande, Brazil","institution_ids":["https://openalex.org/I41455075"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046589200","display_name":"A.M.N. Lima","orcid":"https://orcid.org/0000-0002-4568-9126"},"institutions":[{"id":"https://openalex.org/I41455075","display_name":"Universidade Federal de Campina Grande","ror":"https://ror.org/00eftnx64","country_code":"BR","type":"education","lineage":["https://openalex.org/I41455075"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Antonio Marcus Nogueira Lima","raw_affiliation_strings":["Universidade Federal de Campina Grande (UFCG), Campina Grande, Brazil"],"affiliations":[{"raw_affiliation_string":"Universidade Federal de Campina Grande (UFCG), Campina Grande, Brazil","institution_ids":["https://openalex.org/I41455075"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5081680179","display_name":"Alisson V. Brito","orcid":"https://orcid.org/0000-0001-5215-443X"},"institutions":[{"id":"https://openalex.org/I169045520","display_name":"Universidade Federal da Para\u00edba","ror":"https://ror.org/00p9vpz11","country_code":"BR","type":"education","lineage":["https://openalex.org/I169045520"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Alisson V Brito","raw_affiliation_strings":["Universidade Federal da Para\u00edba (UFPB), Joao Pessoa, Brazil"],"affiliations":[{"raw_affiliation_string":"Universidade Federal da Para\u00edba (UFPB), Joao Pessoa, Brazil","institution_ids":["https://openalex.org/I169045520"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5075621586"],"corresponding_institution_ids":["https://openalex.org/I41455075"],"apc_list":null,"apc_paid":null,"fwci":0.2525,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.52676607,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"4849","last_page":"4854"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8349819183349609},{"id":"https://openalex.org/keywords/functional-verification","display_name":"Functional verification","score":0.7791920900344849},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.6660179495811462},{"id":"https://openalex.org/keywords/high-level-verification","display_name":"High-level verification","score":0.624348521232605},{"id":"https://openalex.org/keywords/runtime-verification","display_name":"Runtime verification","score":0.601654589176178},{"id":"https://openalex.org/keywords/synchronizing","display_name":"Synchronizing","score":0.5818387269973755},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5566787123680115},{"id":"https://openalex.org/keywords/intelligent-verification","display_name":"Intelligent verification","score":0.5409821271896362},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4858386218547821},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.48143714666366577},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4672142565250397},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.45620179176330566},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.4516538381576538},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.439935564994812},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.43354883790016174},{"id":"https://openalex.org/keywords/task","display_name":"Task (project management)","score":0.4208261966705322},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.1287018060684204},{"id":"https://openalex.org/keywords/software-system","display_name":"Software system","score":0.0907173752784729},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.08759093284606934}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8349819183349609},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.7791920900344849},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.6660179495811462},{"id":"https://openalex.org/C187250869","wikidata":"https://www.wikidata.org/wiki/Q5754573","display_name":"High-level verification","level":5,"score":0.624348521232605},{"id":"https://openalex.org/C202973057","wikidata":"https://www.wikidata.org/wiki/Q7380130","display_name":"Runtime verification","level":3,"score":0.601654589176178},{"id":"https://openalex.org/C162932704","wikidata":"https://www.wikidata.org/wiki/Q1058791","display_name":"Synchronizing","level":3,"score":0.5818387269973755},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5566787123680115},{"id":"https://openalex.org/C3406870","wikidata":"https://www.wikidata.org/wiki/Q6044160","display_name":"Intelligent verification","level":5,"score":0.5409821271896362},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4858386218547821},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.48143714666366577},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4672142565250397},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.45620179176330566},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.4516538381576538},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.439935564994812},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.43354883790016174},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.4208261966705322},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.1287018060684204},{"id":"https://openalex.org/C149091818","wikidata":"https://www.wikidata.org/wiki/Q2429814","display_name":"Software system","level":3,"score":0.0907173752784729},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.08759093284606934},{"id":"https://openalex.org/C761482","wikidata":"https://www.wikidata.org/wiki/Q118093","display_name":"Transmission (telecommunications)","level":2,"score":0.0},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C187736073","wikidata":"https://www.wikidata.org/wiki/Q2920921","display_name":"Management","level":1,"score":0.0},{"id":"https://openalex.org/C186846655","wikidata":"https://www.wikidata.org/wiki/Q3398377","display_name":"Software construction","level":4,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/sbcci.2018.8533247","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sbcci.2018.8533247","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 31st Symposium on Integrated Circuits and Systems Design (SBCCI)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.41999998688697815,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W49043259","https://openalex.org/W145608659","https://openalex.org/W1508451974","https://openalex.org/W1602612484","https://openalex.org/W1990951686","https://openalex.org/W1995692469","https://openalex.org/W2009831560","https://openalex.org/W2040266304","https://openalex.org/W2048677734","https://openalex.org/W2072922398","https://openalex.org/W2101431901","https://openalex.org/W2116517177","https://openalex.org/W2133335478","https://openalex.org/W2140321074","https://openalex.org/W2153805049","https://openalex.org/W2154206750","https://openalex.org/W2164598857","https://openalex.org/W2285000253","https://openalex.org/W2517682841","https://openalex.org/W2576951174","https://openalex.org/W2736598678","https://openalex.org/W2738073699","https://openalex.org/W3115003983","https://openalex.org/W4244062578","https://openalex.org/W6601975512","https://openalex.org/W6825444808"],"related_works":["https://openalex.org/W3036403349","https://openalex.org/W2392047570","https://openalex.org/W2035244079","https://openalex.org/W4301348901","https://openalex.org/W2361881307","https://openalex.org/W2962898432","https://openalex.org/W2350806125","https://openalex.org/W2059150015","https://openalex.org/W3120172095","https://openalex.org/W3155012083"],"abstract_inverted_index":{"In":[0,53],"complex":[1],"System-on-a-Chip":[2],"(SoC)":[3],"projects,":[4],"the":[5,8,12,48,61,83,89,102,112,127,135,147],"conclusion":[6],"of":[7,50,64,126,138],"project":[9],"depends":[10],"on":[11,88],"functional":[13,28,62,113,136],"verification":[14,29,44,63,114,137,148],"phase,":[15],"which":[16],"takes":[17],"a":[18,27,34,42,124,150],"long":[19],"time.":[20],"Synchronizing":[21],"distributed":[22,43,73,117],"and":[23,72,107,143],"heterogeneous":[24,51,68],"components":[25,66,118],"in":[26,67,70,116,141,144],"environment":[30,45],"might":[31],"not":[32],"be":[33],"simple":[35],"task.":[36],"This":[37],"work":[38],"aims":[39],"to":[40,59,110],"present":[41],"that":[46],"allows":[47],"integration":[49],"components.":[52],"this":[54,97],"environment,":[55],"it":[56],"is":[57,132],"possible":[58],"perform":[60],"multiple":[65],"architectures":[69],"parallel":[71,139],"fashion.":[74],"For":[75],"this,":[76],"an":[77,130],"intercommunication":[78],"framework":[79],"already":[80],"developed":[81,128],"by":[82],"authors":[84],"was":[85],"used,":[86],"based":[87],"High":[90],"Level":[91],"Architecture":[92],"(IEEE":[93],"1516)":[94],"standard.":[95],"Thus,":[96],"article":[98],"also":[99],"demonstrates":[100],"how":[101],"proposed":[103],"architecture":[104],"abstracts":[105],"communication":[106],"synchronization":[108],"details":[109],"make":[111],"process":[115],"as":[119,121],"straightforward":[120],"possible.":[122],"As":[123],"demonstration":[125],"solution,":[129],"experiment":[131],"presented":[133],"with":[134],"algorithms":[140],"GPU":[142],"FPGA,":[145],"besides":[146],"using":[149],"CPU.":[151]},"counts_by_year":[{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}