{"id":"https://openalex.org/W2901174217","doi":"https://doi.org/10.1109/sbcci.2018.8533229","title":"An Adaptive Closed-Loop Verification Approach in UVM-SystemC for AMS Circuits","display_name":"An Adaptive Closed-Loop Verification Approach in UVM-SystemC for AMS Circuits","publication_year":2018,"publication_date":"2018-08-01","ids":{"openalex":"https://openalex.org/W2901174217","doi":"https://doi.org/10.1109/sbcci.2018.8533229","mag":"2901174217"},"language":"en","primary_location":{"id":"doi:10.1109/sbcci.2018.8533229","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sbcci.2018.8533229","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 31st Symposium on Integrated Circuits and Systems Design (SBCCI)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5029066682","display_name":"Jeferson Santos Barros","orcid":null},"institutions":[{"id":"https://openalex.org/I4104125","display_name":"Universidade Federal de Santa Catarina","ror":"https://ror.org/041akq887","country_code":"BR","type":"education","lineage":["https://openalex.org/I4104125"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Jeferson Santos Barros","raw_affiliation_strings":["Programa de P\u00f3s Gradua\u00e7\u00e3o em Engeharia El\u00e9trica (PGEEL), Federal University of Santa Catarina (UFSC)"],"affiliations":[{"raw_affiliation_string":"Programa de P\u00f3s Gradua\u00e7\u00e3o em Engeharia El\u00e9trica (PGEEL), Federal University of Santa Catarina (UFSC)","institution_ids":["https://openalex.org/I4104125"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017215038","display_name":"Victor Hugo Schulz","orcid":null},"institutions":[{"id":"https://openalex.org/I4104125","display_name":"Universidade Federal de Santa Catarina","ror":"https://ror.org/041akq887","country_code":"BR","type":"education","lineage":["https://openalex.org/I4104125"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Victor Hugo Schulz","raw_affiliation_strings":["Programa de P\u00f3s Gradua\u00e7\u00e3o em Engeharia El\u00e9trica (PGEEL), Federal University of Santa Catarina (UFSC)"],"affiliations":[{"raw_affiliation_string":"Programa de P\u00f3s Gradua\u00e7\u00e3o em Engeharia El\u00e9trica (PGEEL), Federal University of Santa Catarina (UFSC)","institution_ids":["https://openalex.org/I4104125"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5032411828","display_name":"Djones Lettnin","orcid":null},"institutions":[{"id":"https://openalex.org/I4104125","display_name":"Universidade Federal de Santa Catarina","ror":"https://ror.org/041akq887","country_code":"BR","type":"education","lineage":["https://openalex.org/I4104125"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Djones Vinicius Lettnin","raw_affiliation_strings":["Programa de P\u00f3s Gradua\u00e7\u00e3o em Engeharia El\u00e9trica (PGEEL), Federal University of Santa Catarina (UFSC)"],"affiliations":[{"raw_affiliation_string":"Programa de P\u00f3s Gradua\u00e7\u00e3o em Engeharia El\u00e9trica (PGEEL), Federal University of Santa Catarina (UFSC)","institution_ids":["https://openalex.org/I4104125"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5029066682"],"corresponding_institution_ids":["https://openalex.org/I4104125"],"apc_list":null,"apc_paid":null,"fwci":0.4039,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.65418739,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.8260761499404907},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7966555953025818},{"id":"https://openalex.org/keywords/intelligent-verification","display_name":"Intelligent verification","score":0.627639651298523},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5557406544685364},{"id":"https://openalex.org/keywords/functional-verification","display_name":"Functional verification","score":0.538136899471283},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.5232516527175903},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.49703148007392883},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.4903371334075928},{"id":"https://openalex.org/keywords/high-level-verification","display_name":"High-level verification","score":0.4896738827228546},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.4758439064025879},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.4757537543773651},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.4164612591266632},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.38980716466903687},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.37739166617393494},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.33104583621025085},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.19081619381904602},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.16101649403572083},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.11607220768928528},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.11461159586906433},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09520995616912842},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.09378066658973694},{"id":"https://openalex.org/keywords/software-development","display_name":"Software development","score":0.08018860220909119}],"concepts":[{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.8260761499404907},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7966555953025818},{"id":"https://openalex.org/C3406870","wikidata":"https://www.wikidata.org/wiki/Q6044160","display_name":"Intelligent verification","level":5,"score":0.627639651298523},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5557406544685364},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.538136899471283},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.5232516527175903},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.49703148007392883},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.4903371334075928},{"id":"https://openalex.org/C187250869","wikidata":"https://www.wikidata.org/wiki/Q5754573","display_name":"High-level verification","level":5,"score":0.4896738827228546},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.4758439064025879},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.4757537543773651},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.4164612591266632},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.38980716466903687},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.37739166617393494},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.33104583621025085},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.19081619381904602},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.16101649403572083},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.11607220768928528},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.11461159586906433},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09520995616912842},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09378066658973694},{"id":"https://openalex.org/C529173508","wikidata":"https://www.wikidata.org/wiki/Q638608","display_name":"Software development","level":3,"score":0.08018860220909119},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C186846655","wikidata":"https://www.wikidata.org/wiki/Q3398377","display_name":"Software construction","level":4,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/sbcci.2018.8533229","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sbcci.2018.8533229","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 31st Symposium on Integrated Circuits and Systems Design (SBCCI)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.4099999964237213,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1509229256","https://openalex.org/W2040266304","https://openalex.org/W2065455476","https://openalex.org/W2088343168","https://openalex.org/W2330860045","https://openalex.org/W2504995469","https://openalex.org/W2609136103","https://openalex.org/W2610369936","https://openalex.org/W2648790971"],"related_works":["https://openalex.org/W2361881307","https://openalex.org/W2392047570","https://openalex.org/W2929969821","https://openalex.org/W3155012083","https://openalex.org/W2354470518","https://openalex.org/W3120172095","https://openalex.org/W2357142578","https://openalex.org/W2035244079","https://openalex.org/W2028386630","https://openalex.org/W2012039880"],"abstract_inverted_index":{"The":[0,24],"growth":[1],"in":[2,26,36,85,91],"the":[3,8,47,58,74,86,92,108,115,121,130,133,139,148],"number":[4],"of":[5,11,38,44,60,111,141,150,152,163],"transistors":[6],"and":[7,28,33,95,132],"increased":[9],"integration":[10],"analog":[12,34,87],"functionality":[13],"within":[14],"current":[15],"chips":[16],"has":[17],"added":[18],"significant":[19],"complexity":[20],"to":[21,82,120,137,147],"embedded":[22],"systems.":[23],"differences":[25],"design":[27],"verification":[29,75,110,149],"methodologies":[30],"for":[31,46,53,65,107],"digital":[32],"circuits":[35,113],"terms":[37],"abstraction":[39],"levels":[40],"presents":[41],"a":[42,126,161,164],"series":[43],"challenges":[45],"project":[48],"flow.":[49],"A":[50],"good":[51],"practice":[52],"unifying":[54],"this":[55,100,142],"flow":[56],"is":[57,145,158],"use":[59],"Hardware":[61],"Description":[62],"Languages":[63],"(HDLs)":[64],"developing":[66],"Analog":[67],"Mixed":[68],"Signal":[69],"(AMS)":[70],"circuit":[71],"models.":[72],"However,":[73],"process":[76],"still":[77],"faces":[78],"some":[79],"obstacles":[80],"related":[81],"test":[83],"automation":[84],"domain,":[88],"mainly":[89],"concentrated":[90],"stimuli":[93],"generation":[94],"data":[96],"coverage":[97],"activities.":[98],"In":[99,135],"work,":[101],"we":[102],"propose":[103],"an":[104,153],"adaptive":[105],"approach":[106],"functional":[109],"AMS":[112],"using":[114,125],"Universal":[116],"Verification":[117],"Methodology":[118],"applied":[119,146],"SystemC":[122],"language":[123],"(UVM-SystemC)":[124],"feedback":[127],"connection":[128],"between":[129],"scoreboard":[131],"driver.":[134],"order":[136],"demonstrate":[138],"advantages":[140],"method,":[143],"it":[144],"subcomponents":[151],"Analog-to-Digital":[154],"Converter":[155],"(ADC),":[156],"which":[157],"based":[159],"on":[160,167],"peripheral":[162],"real":[165],"System":[166],"Chip":[168],"(SoC)":[169],"device.":[170]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}