{"id":"https://openalex.org/W2547188716","doi":"https://doi.org/10.1109/sbcci.2016.7724061","title":"A balanced logic routing block for Factorial-DLL based Frequency Generation","display_name":"A balanced logic routing block for Factorial-DLL based Frequency Generation","publication_year":2016,"publication_date":"2016-08-01","ids":{"openalex":"https://openalex.org/W2547188716","doi":"https://doi.org/10.1109/sbcci.2016.7724061","mag":"2547188716"},"language":"en","primary_location":{"id":"doi:10.1109/sbcci.2016.7724061","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sbcci.2016.7724061","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 29th Symposium on Integrated Circuits and Systems Design (SBCCI)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5068662659","display_name":"Yann Deval","orcid":"https://orcid.org/0000-0002-7358-8904"},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I4210160189","display_name":"Institut Polytechnique de Bordeaux","ror":"https://ror.org/054qv7y42","country_code":"FR","type":"education","lineage":["https://openalex.org/I4210160189"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Yann Deval","raw_affiliation_strings":["CNRS, Bordeaux Institute of Technology, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CNRS, Bordeaux Institute of Technology, France","institution_ids":["https://openalex.org/I1294671590","https://openalex.org/I4210160189"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5090763602","display_name":"Fran\u00e7ois Rivet","orcid":"https://orcid.org/0000-0002-6003-4208"},"institutions":[{"id":"https://openalex.org/I1294671590","display_name":"Centre National de la Recherche Scientifique","ror":"https://ror.org/02feahw73","country_code":"FR","type":"government","lineage":["https://openalex.org/I1294671590"]},{"id":"https://openalex.org/I4210160189","display_name":"Institut Polytechnique de Bordeaux","ror":"https://ror.org/054qv7y42","country_code":"FR","type":"education","lineage":["https://openalex.org/I4210160189"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Francois Rivet","raw_affiliation_strings":["CNRS, Bordeaux Institute of Technology, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"CNRS, Bordeaux Institute of Technology, France","institution_ids":["https://openalex.org/I1294671590","https://openalex.org/I4210160189"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4036,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.52402252,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"11","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/logic-block","display_name":"Logic block","score":0.6532895565032959},{"id":"https://openalex.org/keywords/ring-oscillator","display_name":"Ring oscillator","score":0.6496317982673645},{"id":"https://openalex.org/keywords/spurious-relationship","display_name":"Spurious relationship","score":0.6235328912734985},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6008087992668152},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5916368365287781},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.49495452642440796},{"id":"https://openalex.org/keywords/delay-locked-loop","display_name":"Delay-locked loop","score":0.4769641160964966},{"id":"https://openalex.org/keywords/delay-line-oscillator","display_name":"Delay line oscillator","score":0.473394513130188},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.472832053899765},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.43779322504997253},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.42691460251808167},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.42456600069999695},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3803217113018036},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.3221658170223236},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2847641706466675},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.20221710205078125},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.15295478701591492},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1519521176815033},{"id":"https://openalex.org/keywords/local-oscillator","display_name":"Local oscillator","score":0.14719709753990173},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.14599254727363586},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.13767388463020325},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.12531450390815735},{"id":"https://openalex.org/keywords/radio-frequency","display_name":"Radio frequency","score":0.12431666254997253},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.10454404354095459},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.10406392812728882}],"concepts":[{"id":"https://openalex.org/C2778325283","wikidata":"https://www.wikidata.org/wiki/Q1125244","display_name":"Logic block","level":3,"score":0.6532895565032959},{"id":"https://openalex.org/C104111718","wikidata":"https://www.wikidata.org/wiki/Q2153973","display_name":"Ring oscillator","level":3,"score":0.6496317982673645},{"id":"https://openalex.org/C97256817","wikidata":"https://www.wikidata.org/wiki/Q1462316","display_name":"Spurious relationship","level":2,"score":0.6235328912734985},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6008087992668152},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5916368365287781},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.49495452642440796},{"id":"https://openalex.org/C190462668","wikidata":"https://www.wikidata.org/wiki/Q492265","display_name":"Delay-locked loop","level":4,"score":0.4769641160964966},{"id":"https://openalex.org/C26907483","wikidata":"https://www.wikidata.org/wiki/Q5253479","display_name":"Delay line oscillator","level":4,"score":0.473394513130188},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.472832053899765},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.43779322504997253},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.42691460251808167},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.42456600069999695},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3803217113018036},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3221658170223236},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2847641706466675},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.20221710205078125},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.15295478701591492},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1519521176815033},{"id":"https://openalex.org/C203597036","wikidata":"https://www.wikidata.org/wiki/Q1238887","display_name":"Local oscillator","level":3,"score":0.14719709753990173},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.14599254727363586},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.13767388463020325},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.12531450390815735},{"id":"https://openalex.org/C74064498","wikidata":"https://www.wikidata.org/wiki/Q3396184","display_name":"Radio frequency","level":2,"score":0.12431666254997253},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.10454404354095459},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.10406392812728882},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/sbcci.2016.7724061","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sbcci.2016.7724061","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 29th Symposium on Integrated Circuits and Systems Design (SBCCI)","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-01377962v1","is_oa":false,"landing_page_url":"https://hal.science/hal-01377962","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"29th Symposium On Integrated Circuits And Systems Design (SBCCI), Aug 2016, Belo Horizonte, Brazil","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1494912991","https://openalex.org/W2029964026","https://openalex.org/W2050676720","https://openalex.org/W2053073992","https://openalex.org/W2057181810","https://openalex.org/W2104004623","https://openalex.org/W2109017402","https://openalex.org/W2109832933","https://openalex.org/W2124072653","https://openalex.org/W2125844623","https://openalex.org/W2143232235","https://openalex.org/W2171831383","https://openalex.org/W6629586830"],"related_works":["https://openalex.org/W2109091204","https://openalex.org/W4230767006","https://openalex.org/W2188709823","https://openalex.org/W3134273935","https://openalex.org/W1521697648","https://openalex.org/W2046480668","https://openalex.org/W4248731029","https://openalex.org/W1522119723","https://openalex.org/W2076857967","https://openalex.org/W2150727772"],"abstract_inverted_index":{"This":[0,38,99],"paper":[1],"presents":[2],"the":[3,23,32,41,59,67,75,84,97,105,109,113,124,133],"design":[4],"of":[5,25,44,69,87,112],"a":[6,15,19,26,45,70,91,101],"balanced":[7,53],"logic":[8,89,114],"block":[9,39,90],"that":[10,63,127],"can":[11],"act":[12],"as":[13],"either":[14],"delay":[16,106,117],"line":[17,118],"or":[18,119,139],"ring":[20,120],"oscillator,":[21],"with":[22],"addition":[24],"voltage":[27],"controlled":[28],"element":[29,43],"to":[30,56,83,96,104],"pave":[31],"way":[33],"for":[34],"flexibility":[35],"and":[36,51],"tunability.":[37],"is":[40,77,94,137,147],"key":[42],"Factorial":[46],"Delay":[47],"Locked":[48],"Loop":[49],"(F-DLL),":[50],"its":[52],"nature":[54],"allows":[55,100],"significantly":[57],"reduce":[58],"reference":[60,144],"frequency-related":[61,145],"spurious":[62],"are":[64],"generated":[65],"within":[66],"spectrum":[68],"frequency":[71],"generation":[72],"unit":[73],"when":[74],"latter":[76],"based":[78],"on":[79],"DLL.":[80],"Once":[81],"compared":[82],"classical":[85,125],"implementations":[86],"F-DLL":[88],"Boolean":[92],"routing":[93],"substituted":[95],"switches.":[98],"constant":[102],"loading":[103],"elements":[107],"regardless":[108],"selected":[110],"functionality":[111],"block,":[115],"namely":[116],"oscillator.":[121],"Doing":[122],"so,":[123],"discrepancy":[126],"occurs":[128],"in":[129,132],"propagation":[130],"delays":[131],"two":[134],"different":[135],"modes":[136],"cancelled":[138],"at":[140],"least":[141],"minimized.":[142],"The":[143],"error":[146],"therefore":[148],"repealed.":[149]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}