{"id":"https://openalex.org/W4236200360","doi":"https://doi.org/10.1109/sbcci.2016.7724055","title":"MagPDK: An open-source process design kit for circuit design with magnetic tunnel junctions","display_name":"MagPDK: An open-source process design kit for circuit design with magnetic tunnel junctions","publication_year":2016,"publication_date":"2016-08-01","ids":{"openalex":"https://openalex.org/W4236200360","doi":"https://doi.org/10.1109/sbcci.2016.7724055"},"language":"en","primary_location":{"id":"doi:10.1109/sbcci.2016.7724055","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sbcci.2016.7724055","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 29th Symposium on Integrated Circuits and Systems Design (SBCCI)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5083599047","display_name":"Raphael M. Brum","orcid":"https://orcid.org/0000-0001-5317-4934"},"institutions":[{"id":"https://openalex.org/I126460647","display_name":"Universidade Federal do Rio Grande","ror":"https://ror.org/05hpfkn88","country_code":"BR","type":"education","lineage":["https://openalex.org/I126460647"]},{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Raphael M. Brum","raw_affiliation_strings":["Programa de P\u00d3s-Gradua\u00e7\u00e3o em Engenharia Eletrica (PPGEE), Universidade Federal do Rio Grande do SuI (UFRGS), Porto Alegre, RS, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Programa de P\u00d3s-Gradua\u00e7\u00e3o em Engenharia Eletrica (PPGEE), Universidade Federal do Rio Grande do SuI (UFRGS), Porto Alegre, RS, Brazil","institution_ids":["https://openalex.org/I126460647","https://openalex.org/I130442723"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5022015482","display_name":"Gilson Wirth","orcid":"https://orcid.org/0000-0002-4990-5113"},"institutions":[{"id":"https://openalex.org/I126460647","display_name":"Universidade Federal do Rio Grande","ror":"https://ror.org/05hpfkn88","country_code":"BR","type":"education","lineage":["https://openalex.org/I126460647"]},{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Gilson I. Wirth","raw_affiliation_strings":["Programa de P\u00d3s-Gradua\u00e7\u00e3o em Engenharia Eletrica (PPGEE), Universidade Federal do Rio Grande do SuI (UFRGS), Porto Alegre, RS, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Programa de P\u00d3s-Gradua\u00e7\u00e3o em Engenharia Eletrica (PPGEE), Universidade Federal do Rio Grande do SuI (UFRGS), Porto Alegre, RS, Brazil","institution_ids":["https://openalex.org/I126460647","https://openalex.org/I130442723"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.35423574,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"111","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10049","display_name":"Magnetic properties of thin films","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5841991305351257},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.5568258166313171},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.521964967250824},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.49580177664756775},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.49003732204437256},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.42505884170532227},{"id":"https://openalex.org/keywords/design-process","display_name":"Design process","score":0.4197236895561218},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.418288916349411},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.39162540435791016},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.38972458243370056},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.37080371379852295},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3563491106033325},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.25400298833847046},{"id":"https://openalex.org/keywords/process-integration","display_name":"Process integration","score":0.14458328485488892}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5841991305351257},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.5568258166313171},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.521964967250824},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.49580177664756775},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.49003732204437256},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.42505884170532227},{"id":"https://openalex.org/C48262172","wikidata":"https://www.wikidata.org/wiki/Q16908765","display_name":"Design process","level":3,"score":0.4197236895561218},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.418288916349411},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.39162540435791016},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.38972458243370056},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.37080371379852295},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3563491106033325},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.25400298833847046},{"id":"https://openalex.org/C54725748","wikidata":"https://www.wikidata.org/wiki/Q7247277","display_name":"Process integration","level":2,"score":0.14458328485488892},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C21880701","wikidata":"https://www.wikidata.org/wiki/Q2144042","display_name":"Process engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/sbcci.2016.7724055","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sbcci.2016.7724055","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 29th Symposium on Integrated Circuits and Systems Design (SBCCI)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1964643833","https://openalex.org/W1967302898","https://openalex.org/W1969781437","https://openalex.org/W1974413677","https://openalex.org/W1974831841","https://openalex.org/W1995393072","https://openalex.org/W1999188000","https://openalex.org/W2008904077","https://openalex.org/W2016599619","https://openalex.org/W2028161187","https://openalex.org/W2032558960","https://openalex.org/W2035257891","https://openalex.org/W2062455456","https://openalex.org/W2067856946","https://openalex.org/W2072605057","https://openalex.org/W2073962355","https://openalex.org/W2094797776","https://openalex.org/W2110431297","https://openalex.org/W2113779843","https://openalex.org/W2120000030","https://openalex.org/W2149623497"],"related_works":["https://openalex.org/W4389672975","https://openalex.org/W1965232212","https://openalex.org/W2109207559","https://openalex.org/W1987513258","https://openalex.org/W1963851171","https://openalex.org/W2134664711","https://openalex.org/W1974416117","https://openalex.org/W2159651504","https://openalex.org/W2168458994","https://openalex.org/W2086919462"],"abstract_inverted_index":{"In":[0,149],"this":[1,47,86],"paper,":[2],"we":[3,173],"introduce":[4],"MagPDK,":[5,159],"an":[6],"open-source":[7,93,164],"process":[8],"design":[9,25,48,52,147,165,193],"kit":[10,26,49,166],"that":[11,186],"represents":[12],"a":[13,61,175],"magnetic":[14,33,168],"tunnel":[15,34],"junction":[16,35],"fabrication":[17],"process.":[18],"Based":[19],"on":[20,37],"the":[21,40,69,97,111,119,122,162,190,198,203],"widely":[22],"known":[23],"open":[24],"FreePDK,":[27],"MagPDK":[28,79,151],"extends":[29],"it":[30],"by":[31,77],"adding":[32],"devices":[36],"top":[38],"of":[39,46,63,68,102,118],"standard":[41,128],"CMOS":[42],"transistors.":[43],"The":[44],"core":[45],"includes":[50],"physical":[51,204],"verification":[53],"rules,":[54],"connectivity":[55],"and":[56,60,105,134,136,182],"parasitic":[57],"extraction":[58],"decks":[59],"set":[62,101],"parametric":[64],"cells":[65],"representing":[66],"variations":[67],"MTJ":[70,82],"device.":[71],"Electrical":[72],"simulations":[73],"can":[74,137,188],"be":[75,138],"performed":[76],"integrating":[78],"with":[80,110,154],"external":[81],"compact":[83],"models.":[84],"For":[85],"purpose,":[87],"wrappers":[88],"are":[89],"provided":[90],"for":[91,167,178],"three":[92],"models":[94],"available":[95,170],"in":[96,121,197,202],"literature.":[98],"A":[99],"basic":[100],"non-volatile":[103],"standard-cells":[104],"memory":[106],"bit-cells":[107],"is":[108,152,161],"supplied":[109],"package":[112],"to":[113,171],"illustrate":[114],"its":[115],"capabilities.":[116],"All":[117],"elements":[120],"PDK":[123],"were":[124],"developed":[125],"using":[126],"de-facto":[127],"formats,":[129],"such":[130],"as":[131,207],"OpenAccess,":[132],"LEF":[133],"Spice,":[135],"seamlessly":[139],"employed":[140],"within":[141],"industry-standard":[142],"digital,":[143],"analog":[144],"or":[145],"mixed-signal":[146],"flows.":[148],"addition,":[150],"backward-compatible":[153],"any":[155],"FreePDK-based":[156],"layout.":[157],"With":[158],"which":[160],"only":[163,196],"processes":[169],"date,":[172],"provide":[174],"common":[176],"environment":[177],"researchers,":[179],"circuit":[180,192],"designers":[181],"EDA":[183],"developers,":[184],"so":[185],"they":[187],"explore":[189],"MTJ-based":[191],"space":[194],"not":[195],"behavioral":[199],"level,":[200],"but":[201],"implementation":[205],"level":[206],"well.":[208]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}