{"id":"https://openalex.org/W4232825932","doi":"https://doi.org/10.1109/sbcci.2016.7724047","title":"Design and analysis of the HF-RISC processor targeting voltage scaling applications","display_name":"Design and analysis of the HF-RISC processor targeting voltage scaling applications","publication_year":2016,"publication_date":"2016-08-01","ids":{"openalex":"https://openalex.org/W4232825932","doi":"https://doi.org/10.1109/sbcci.2016.7724047"},"language":"en","primary_location":{"id":"doi:10.1109/sbcci.2016.7724047","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sbcci.2016.7724047","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 29th Symposium on Integrated Circuits and Systems Design (SBCCI)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004981243","display_name":"Felipe T. Bortolon","orcid":"https://orcid.org/0000-0001-6288-978X"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Felipe Todeschini Bortolon","raw_affiliation_strings":["Universidade Federal do Rio Grande do Sul \u2013 Porto Alegre, RS, Brazil"],"affiliations":[{"raw_affiliation_string":"Universidade Federal do Rio Grande do Sul \u2013 Porto Alegre, RS, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024521259","display_name":"S\u00e9rgio Johann Filho","orcid":null},"institutions":[{"id":"https://openalex.org/I45643870","display_name":"Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul","ror":"https://ror.org/025vmq686","country_code":"BR","type":"education","lineage":["https://openalex.org/I45643870"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Sergio Johann Filho","raw_affiliation_strings":["Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul \u2013 Porto Alegre, RS, Brazil"],"affiliations":[{"raw_affiliation_string":"Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul \u2013 Porto Alegre, RS, Brazil","institution_ids":["https://openalex.org/I45643870"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012661588","display_name":"Matheus Gibiluka","orcid":null},"institutions":[{"id":"https://openalex.org/I45643870","display_name":"Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul","ror":"https://ror.org/025vmq686","country_code":"BR","type":"education","lineage":["https://openalex.org/I45643870"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Matheus Gibiluka","raw_affiliation_strings":["Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul \u2013 Porto Alegre, RS, Brazil"],"affiliations":[{"raw_affiliation_string":"Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul \u2013 Porto Alegre, RS, Brazil","institution_ids":["https://openalex.org/I45643870"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046426137","display_name":"S\u00e9rgio Bampi","orcid":"https://orcid.org/0000-0002-9018-6309"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Sergio Bampi","raw_affiliation_strings":["Universidade Federal do Rio Grande do Sul \u2013 Porto Alegre, RS, Brazil"],"affiliations":[{"raw_affiliation_string":"Universidade Federal do Rio Grande do Sul \u2013 Porto Alegre, RS, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072149252","display_name":"Ney Calazans","orcid":"https://orcid.org/0000-0002-0467-4294"},"institutions":[{"id":"https://openalex.org/I45643870","display_name":"Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul","ror":"https://ror.org/025vmq686","country_code":"BR","type":"education","lineage":["https://openalex.org/I45643870"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Ney Laert Vilar Calazans","raw_affiliation_strings":["Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul \u2013 Porto Alegre, RS, Brazil"],"affiliations":[{"raw_affiliation_string":"Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul \u2013 Porto Alegre, RS, Brazil","institution_ids":["https://openalex.org/I45643870"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048898582","display_name":"Fabiano Hessel","orcid":"https://orcid.org/0000-0002-5473-9199"},"institutions":[{"id":"https://openalex.org/I45643870","display_name":"Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul","ror":"https://ror.org/025vmq686","country_code":"BR","type":"education","lineage":["https://openalex.org/I45643870"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Fabiano Passuelo Hessel","raw_affiliation_strings":["Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul \u2013 Porto Alegre, RS, Brazil"],"affiliations":[{"raw_affiliation_string":"Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul \u2013 Porto Alegre, RS, Brazil","institution_ids":["https://openalex.org/I45643870"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101963901","display_name":"Matheus T. Moreira","orcid":"https://orcid.org/0000-0001-5030-9215"},"institutions":[{"id":"https://openalex.org/I45643870","display_name":"Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul","ror":"https://ror.org/025vmq686","country_code":"BR","type":"education","lineage":["https://openalex.org/I45643870"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Matheus Trevisan Moreira","raw_affiliation_strings":["Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul \u2013 Porto Alegre, RS, Brazil"],"affiliations":[{"raw_affiliation_string":"Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul \u2013 Porto Alegre, RS, Brazil","institution_ids":["https://openalex.org/I45643870"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5004981243"],"corresponding_institution_ids":["https://openalex.org/I130442723"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.30214407,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.8126257658004761},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7104001641273499},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.7068902254104614},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.560396671295166},{"id":"https://openalex.org/keywords/processor-design","display_name":"Processor design","score":0.5219249725341797},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5164749622344971},{"id":"https://openalex.org/keywords/scaling","display_name":"Scaling","score":0.5086299180984497},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4766484200954437},{"id":"https://openalex.org/keywords/leverage","display_name":"Leverage (statistics)","score":0.441913366317749},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.43194591999053955},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.40279465913772583},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3927156925201416},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3554080128669739},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.30437132716178894},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2318706214427948},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19122633337974548}],"concepts":[{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.8126257658004761},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7104001641273499},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.7068902254104614},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.560396671295166},{"id":"https://openalex.org/C526435321","wikidata":"https://www.wikidata.org/wiki/Q1303814","display_name":"Processor design","level":2,"score":0.5219249725341797},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5164749622344971},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.5086299180984497},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4766484200954437},{"id":"https://openalex.org/C153083717","wikidata":"https://www.wikidata.org/wiki/Q6535263","display_name":"Leverage (statistics)","level":2,"score":0.441913366317749},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.43194591999053955},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.40279465913772583},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3927156925201416},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3554080128669739},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.30437132716178894},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2318706214427948},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19122633337974548},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/sbcci.2016.7724047","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sbcci.2016.7724047","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 29th Symposium on Integrated Circuits and Systems Design (SBCCI)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7400000095367432,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1511767486","https://openalex.org/W1996828213","https://openalex.org/W2020875745","https://openalex.org/W2070152203","https://openalex.org/W2072076019","https://openalex.org/W2075778001","https://openalex.org/W2085583524","https://openalex.org/W2087107264","https://openalex.org/W2089999409","https://openalex.org/W2111619626","https://openalex.org/W2128748528","https://openalex.org/W2131081741","https://openalex.org/W2138911811","https://openalex.org/W2142002984","https://openalex.org/W2156980046","https://openalex.org/W2161380844","https://openalex.org/W2342023971","https://openalex.org/W2549027353","https://openalex.org/W2736039641","https://openalex.org/W6683473956","https://openalex.org/W6741032112"],"related_works":["https://openalex.org/W2037960874","https://openalex.org/W4386213660","https://openalex.org/W1973069902","https://openalex.org/W2029518208","https://openalex.org/W2269990635","https://openalex.org/W4232825932","https://openalex.org/W2548654924","https://openalex.org/W2171594157","https://openalex.org/W2072910550","https://openalex.org/W1968980404"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"the":[3,25,42,72,102,107],"design":[4,21,83],"and":[5,33,68,90,97,115],"analysis":[6],"of":[7,44,53,57],"HF-RISC,":[8],"a":[9,20,51,60],"32-bit":[10],"RISC":[11],"processor,":[12],"targeting":[13],"voltage":[14,31,46,87],"scaling":[15,88],"applications.":[16],"We":[17],"start":[18],"proposing":[19],"flow":[22,37,79,109],"that":[23,106],"enables":[24,38],"processor":[26],"to":[27,40],"operate":[28],"at":[29],"multiple":[30],"levels":[32],"explore":[34],"how":[35,77],"this":[36],"designers":[39],"leverage":[41],"advantages":[43],"low":[45],"designs.":[47],"Next,":[48],"we":[49,75],"present":[50],"set":[52],"case":[54],"study":[55],"designs":[56],"HF-RISC":[58,121],"in":[59,120],"28nm":[61],"FD-SOI":[62],"technology":[63],"assessing":[64],"their":[65],"area,":[66],"performance":[67],"power":[69,96,99,113],"figures.":[70],"Using":[71],"collected":[73],"data":[74],"discuss":[76],"our":[78],"can":[80],"enable":[81],"better":[82,98,117],"space":[84],"exploration":[85],"for":[86,93],"applications":[89],"define":[91],"guidelines":[92],"achieving":[94],"lower":[95,112],"efficiency.":[100],"Accordingly,":[101],"obtained":[103],"results":[104],"indicate":[105],"proposed":[108],"allows":[110],"9.5%":[111],"overall":[114],"25.5%":[116],"energy":[118],"efficiency":[119],"design.":[122]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}