{"id":"https://openalex.org/W1993846530","doi":"https://doi.org/10.1109/sbcci.2013.6644889","title":"Global routing congestion reduction with cost allocation look-ahead","display_name":"Global routing congestion reduction with cost allocation look-ahead","publication_year":2013,"publication_date":"2013-09-01","ids":{"openalex":"https://openalex.org/W1993846530","doi":"https://doi.org/10.1109/sbcci.2013.6644889","mag":"1993846530"},"language":"en","primary_location":{"id":"doi:10.1109/sbcci.2013.6644889","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sbcci.2013.6644889","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 26th Symposium on Integrated Circuits and Systems Design (SBCCI)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5012030905","display_name":"Leandro Silva Nunes","orcid":"https://orcid.org/0000-0002-3806-6510"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Leandro Nunes","raw_affiliation_strings":["PGMICRO, PPGC, Instituto de Inform\u00e1tica, Universidade Federal do Rio Grande do Sul, Porto Alegre, Brazil","Inst. de Inf., Univ. Fed. do Rio Grande do Sul, Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"PGMICRO, PPGC, Instituto de Inform\u00e1tica, Universidade Federal do Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]},{"raw_affiliation_string":"Inst. de Inf., Univ. Fed. do Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108043721","display_name":"Ricardo Reis","orcid":"https://orcid.org/0000-0001-5781-5858"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Ricardo Reis","raw_affiliation_strings":["PGMICRO, PPGC, Instituto de Inform\u00e1tica, Universidade Federal do Rio Grande do Sul, Porto Alegre, Brazil","Inst. de Inf., Univ. Fed. do Rio Grande do Sul, Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"PGMICRO, PPGC, Instituto de Inform\u00e1tica, Universidade Federal do Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]},{"raw_affiliation_string":"Inst. de Inf., Univ. Fed. do Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5012030905"],"corresponding_institution_ids":["https://openalex.org/I130442723"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.06661413,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.7226011753082275},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7152798771858215},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6583505868911743},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5822284817695618},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.48103955388069153},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.4541480243206024},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.39699289202690125},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.26878657937049866},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.16797980666160583},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.15091273188591003}],"concepts":[{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.7226011753082275},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7152798771858215},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6583505868911743},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5822284817695618},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.48103955388069153},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.4541480243206024},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.39699289202690125},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.26878657937049866},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.16797980666160583},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.15091273188591003},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/sbcci.2013.6644889","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sbcci.2013.6644889","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 26th Symposium on Integrated Circuits and Systems Design (SBCCI)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4000000059604645,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W2022844803","https://openalex.org/W2041176678","https://openalex.org/W2053902150","https://openalex.org/W2068409038","https://openalex.org/W2084500359","https://openalex.org/W2133435384","https://openalex.org/W2154013992","https://openalex.org/W2156154019","https://openalex.org/W2274859919","https://openalex.org/W3145770066","https://openalex.org/W6656472956","https://openalex.org/W6679928151","https://openalex.org/W6683320463","https://openalex.org/W6684794949"],"related_works":["https://openalex.org/W2378211422","https://openalex.org/W2745001401","https://openalex.org/W4321353415","https://openalex.org/W2130974462","https://openalex.org/W2081032080","https://openalex.org/W2134733504","https://openalex.org/W2144460576","https://openalex.org/W4205718258","https://openalex.org/W1989674257","https://openalex.org/W2059364457"],"abstract_inverted_index":{"This":[0],"work":[1],"presents":[2],"two":[3,29],"techniques":[4,25,111],"to":[5,66,122,160,189,194],"define":[6],"and":[7,80,98,144],"treat":[8],"areas":[9],"that":[10],"have":[11],"high":[12,51,86],"interconnection":[13,52],"demand":[14],"in":[15,28,41,74,107,114,179,204],"the":[16,42,69,75,124,130,180,183,195,205],"design":[17],"of":[18,59,126,132,140,202],"VLSI":[19],"circuits,":[20],"during":[21],"global":[22,33,117,134],"routing.":[23],"These":[24,110],"are":[26,46,101,164],"applied":[27,73],"steps":[30],"over":[31],"all":[32],"routing":[34,77,118,135],"flow.":[35],"The":[36,162],"first":[37],"technique":[38,71],"is":[39,55,72,174],"executed":[40],"pre-routing":[43],"phase,":[44,78],"where":[45],"identified":[47,97],"regions":[48,83],"with":[49,198],"a":[50,56,199],"density,":[53],"(there":[54],"large":[57],"number":[58],"sources":[60],"or":[61],"destinations":[62],"reducing":[63],"its":[64,127],"ability":[65],"allocate":[67],"interconnections);":[68],"second":[70],"iterative":[76],"identifying":[79],"protecting":[81],"those":[82],"from":[84],"having":[85],"congestion,":[87],"by":[88,104],"cost":[89,93],"pre-allocation":[90,94],"techniques.":[91],"Three":[92],"parameters":[95],"were":[96,112,187],"their":[99],"values":[100],"defined":[102],"on-the-fly,":[103],"functions,":[105],"described":[106],"this":[108],"paper.":[109],"included":[113],"an":[115],"existing":[116],"flow,":[119],"called":[120],"GR-WL,":[121],"validate":[123],"impact":[125,201],"implementation,":[128,197],"through":[129],"extraction":[131],"three":[133],"metrics:":[136],"wirelength,":[137],"total":[138,155,206],"value":[139],"maximum":[141,145,200],"overflow":[142,147],"(TOF)":[143],"obtained":[146],"(MOF).":[148],"By":[149],"running":[150,184],"experiments":[151],"using":[152,168],"these":[153],"techniques,":[154],"congestion":[156],"reduction":[157],"was":[158],"up":[159,188],"16%.":[161],"results":[163],"more":[165],"relevant":[166],"when":[167,192],"benchmark":[169],"circuits":[170],"for":[171],"which":[172],"there":[173],"still":[175],"no":[176],"valid":[177],"solutions":[178],"literature.":[181],"Furthermore,":[182],"times":[185],"achieved":[186],"30%":[190],"faster":[191],"compared":[193],"reference":[196],"1.39%":[203],"wirelength.":[207]},"counts_by_year":[{"year":2023,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}