{"id":"https://openalex.org/W2055600495","doi":"https://doi.org/10.1109/sbcci.2013.6644881","title":"Hardware design for the 32×32 IDCT of the HEVC video coding standard","display_name":"Hardware design for the 32×32 IDCT of the HEVC video coding standard","publication_year":2013,"publication_date":"2013-09-01","ids":{"openalex":"https://openalex.org/W2055600495","doi":"https://doi.org/10.1109/sbcci.2013.6644881","mag":"2055600495"},"language":"en","primary_location":{"id":"doi:10.1109/sbcci.2013.6644881","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sbcci.2013.6644881","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 26th Symposium on Integrated Circuits and Systems Design (SBCCI)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033532286","display_name":"Ruhan Concei\u00e7\u00e3o","orcid":"https://orcid.org/0000-0002-3975-2838"},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Ruhan Conceicao","raw_affiliation_strings":["Group of Architectures and Integrated Circuits, Federal University of Pelotas, Pelotas, Brazil","Group of Archit. & Integrated Circuits - GACI, Fed. Univ. of Pelotas - UFPel, Pelotas, Brazil"],"affiliations":[{"raw_affiliation_string":"Group of Architectures and Integrated Circuits, Federal University of Pelotas, Pelotas, Brazil","institution_ids":["https://openalex.org/I169248161"]},{"raw_affiliation_string":"Group of Archit. & Integrated Circuits - GACI, Fed. Univ. of Pelotas - UFPel, Pelotas, Brazil","institution_ids":["https://openalex.org/I169248161"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058793876","display_name":"J. Claudio de Souza","orcid":null},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"J. Claudio Souza","raw_affiliation_strings":["Group of Architectures and Integrated Circuits, Federal University of Pelotas, Pelotas, Brazil","Group of Archit. & Integrated Circuits - GACI, Fed. Univ. of Pelotas - UFPel, Pelotas, Brazil"],"affiliations":[{"raw_affiliation_string":"Group of Architectures and Integrated Circuits, Federal University of Pelotas, Pelotas, Brazil","institution_ids":["https://openalex.org/I169248161"]},{"raw_affiliation_string":"Group of Archit. & Integrated Circuits - GACI, Fed. Univ. of Pelotas - UFPel, Pelotas, Brazil","institution_ids":["https://openalex.org/I169248161"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033760859","display_name":"Ricardo Jeske","orcid":null},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Ricardo Jeske","raw_affiliation_strings":["Group of Architectures and Integrated Circuits, Federal University of Pelotas, Pelotas, Brazil","Group of Archit. & Integrated Circuits - GACI, Fed. Univ. of Pelotas - UFPel, Pelotas, Brazil"],"affiliations":[{"raw_affiliation_string":"Group of Architectures and Integrated Circuits, Federal University of Pelotas, Pelotas, Brazil","institution_ids":["https://openalex.org/I169248161"]},{"raw_affiliation_string":"Group of Archit. & Integrated Circuits - GACI, Fed. Univ. of Pelotas - UFPel, Pelotas, Brazil","institution_ids":["https://openalex.org/I169248161"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081630912","display_name":"Marcelo Porto","orcid":"https://orcid.org/0000-0003-3827-3023"},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Marcelo Porto","raw_affiliation_strings":["Group of Architectures and Integrated Circuits, Federal University of Pelotas, Pelotas, Brazil","Group of Archit. & Integrated Circuits - GACI, Fed. Univ. of Pelotas - UFPel, Pelotas, Brazil"],"affiliations":[{"raw_affiliation_string":"Group of Architectures and Integrated Circuits, Federal University of Pelotas, Pelotas, Brazil","institution_ids":["https://openalex.org/I169248161"]},{"raw_affiliation_string":"Group of Archit. & Integrated Circuits - GACI, Fed. Univ. of Pelotas - UFPel, Pelotas, Brazil","institution_ids":["https://openalex.org/I169248161"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110901710","display_name":"J\u00falio C. B. Mattos","orcid":"https://orcid.org/0000-0002-0619-9271"},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Julio Mattos","raw_affiliation_strings":["Group of Architectures and Integrated Circuits, Federal University of Pelotas, Pelotas, Brazil","Group of Archit. & Integrated Circuits - GACI, Fed. Univ. of Pelotas - UFPel, Pelotas, Brazil"],"affiliations":[{"raw_affiliation_string":"Group of Architectures and Integrated Circuits, Federal University of Pelotas, Pelotas, Brazil","institution_ids":["https://openalex.org/I169248161"]},{"raw_affiliation_string":"Group of Archit. & Integrated Circuits - GACI, Fed. Univ. of Pelotas - UFPel, Pelotas, Brazil","institution_ids":["https://openalex.org/I169248161"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070735330","display_name":"Luciano Agostini","orcid":"https://orcid.org/0000-0002-3421-5830"},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Luciano Agostini","raw_affiliation_strings":["Group of Architectures and Integrated Circuits, Federal University of Pelotas, Pelotas, Brazil","Group of Archit. & Integrated Circuits - GACI, Fed. Univ. of Pelotas - UFPel, Pelotas, Brazil"],"affiliations":[{"raw_affiliation_string":"Group of Architectures and Integrated Circuits, Federal University of Pelotas, Pelotas, Brazil","institution_ids":["https://openalex.org/I169248161"]},{"raw_affiliation_string":"Group of Archit. & Integrated Circuits - GACI, Fed. Univ. of Pelotas - UFPel, Pelotas, Brazil","institution_ids":["https://openalex.org/I169248161"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5033532286"],"corresponding_institution_ids":["https://openalex.org/I169248161"],"apc_list":null,"apc_paid":null,"fwci":1.596,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.83770645,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10531","display_name":"Advanced Vision and Imaging","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/stratix","display_name":"Stratix","score":0.8901052474975586},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7826567888259888},{"id":"https://openalex.org/keywords/encoder","display_name":"Encoder","score":0.6765164136886597},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.637199878692627},{"id":"https://openalex.org/keywords/coding","display_name":"Coding (social sciences)","score":0.5660037994384766},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4844701290130615},{"id":"https://openalex.org/keywords/discrete-cosine-transform","display_name":"Discrete cosine transform","score":0.4519318640232086},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.43622657656669617},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.41573554277420044},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.1579970419406891},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08895599842071533}],"concepts":[{"id":"https://openalex.org/C2776277307","wikidata":"https://www.wikidata.org/wiki/Q22074755","display_name":"Stratix","level":3,"score":0.8901052474975586},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7826567888259888},{"id":"https://openalex.org/C118505674","wikidata":"https://www.wikidata.org/wiki/Q42586063","display_name":"Encoder","level":2,"score":0.6765164136886597},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.637199878692627},{"id":"https://openalex.org/C179518139","wikidata":"https://www.wikidata.org/wiki/Q5140297","display_name":"Coding (social sciences)","level":2,"score":0.5660037994384766},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4844701290130615},{"id":"https://openalex.org/C2221639","wikidata":"https://www.wikidata.org/wiki/Q2877","display_name":"Discrete cosine transform","level":3,"score":0.4519318640232086},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.43622657656669617},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.41573554277420044},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.1579970419406891},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08895599842071533},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/sbcci.2013.6644881","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sbcci.2013.6644881","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 26th Symposium on Integrated Circuits and Systems Design (SBCCI)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.5600000023841858}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1494323305","https://openalex.org/W1971455233","https://openalex.org/W1983730130","https://openalex.org/W2033140753","https://openalex.org/W2078372538","https://openalex.org/W2089133289","https://openalex.org/W2105815873","https://openalex.org/W2146395539","https://openalex.org/W2155729921","https://openalex.org/W2164779821","https://openalex.org/W2546006849","https://openalex.org/W6670155498"],"related_works":["https://openalex.org/W2187189666","https://openalex.org/W2949084706","https://openalex.org/W1916685473","https://openalex.org/W2055682261","https://openalex.org/W1509155667","https://openalex.org/W2518118925","https://openalex.org/W2364622490","https://openalex.org/W3208151864","https://openalex.org/W1564576805","https://openalex.org/W4254372399"],"abstract_inverted_index":{"This":[0,70],"paper":[1,71],"is":[2,23,60,165],"focused":[3],"in":[4,9,136],"the":[5,10,26,34,37,46,63,78,84,162],"inverse":[6,58],"transforms":[7,21,41],"defined":[8],"video":[11,64],"coding":[12],"standard":[13],"HEVC":[14,30,80],"-":[15],"High":[16],"Efficiency":[17],"Video":[18],"Coding.":[19],"The":[20,57,87,118,146,157],"stage":[22],"one":[24],"of":[25,36,40,181],"innovations":[27],"proposed":[28],"by":[29,62],"since":[31],"it":[32,133],"allows":[33],"use":[35],"biggest":[38,47],"number":[39],"sizes":[42,49],"(four)":[43],"and":[44,66,128,141],"also":[45,121],"transform":[48],"(till":[50],"32\u00d732)":[51],"when":[52],"compared":[53],"with":[54,178],"previous":[55],"standards.":[56],"DCT":[59],"performed":[61],"encoder":[65],"decoder":[67],"as":[68],"well.":[69],"presents":[72],"an":[73,152],"efficient":[74],"hardware":[75,88],"design":[76,89],"for":[77,103],"32\u00d732":[79],"IDCT":[81],"based":[82],"on":[83],"separability":[85],"principle.":[86],"was":[90,120,134,149],"planned":[91,122],"to":[92,123,151,167],"reach":[93,124],"real":[94],"time":[95],"processing":[96],"(at":[97],"least":[98],"30":[99,171],"frames":[100,173],"per":[101,115,176],"second)":[102],"high":[104,109],"resolution":[105],"videos,":[106],"exploiting":[107],"a":[108,125,129,137,143,179],"parallelism":[110],"level":[111],"(32":[112],"samples":[113],"consumed":[114],"clock":[116,183],"cycle).":[117],"architecture":[119,164],"low":[126,130],"latency":[127,180],"cost,":[131],"then":[132],"designed":[135,163],"purely":[138],"combinational":[139],"way":[140],"using":[142],"multiplierless":[144],"approach.":[145],"synthesis":[147,158],"process":[148,168],"targeted":[150],"Altera":[153],"Stratix":[154],"IV":[155],"FPGA.":[156],"results":[159],"show":[160],"that":[161],"capable":[166],"more":[169],"than":[170],"QFHD":[172],"(3840\u00d72160":[174],"pixels)":[175],"second,":[177],"33":[182],"cycles.":[184]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}