{"id":"https://openalex.org/W1979326424","doi":"https://doi.org/10.1109/sbcci.2013.6644879","title":"A methodology for the automatic design of operational amplifiers including yield optimization","display_name":"A methodology for the automatic design of operational amplifiers including yield optimization","publication_year":2013,"publication_date":"2013-09-01","ids":{"openalex":"https://openalex.org/W1979326424","doi":"https://doi.org/10.1109/sbcci.2013.6644879","mag":"1979326424"},"language":"en","primary_location":{"id":"doi:10.1109/sbcci.2013.6644879","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sbcci.2013.6644879","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 26th Symposium on Integrated Circuits and Systems Design (SBCCI)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5017282448","display_name":"Lucas Compassi-Severo","orcid":"https://orcid.org/0000-0002-3092-4023"},"institutions":[{"id":"https://openalex.org/I72872986","display_name":"Universidade Federal do Pampa","ror":"https://ror.org/003qt4p19","country_code":"BR","type":"education","lineage":["https://openalex.org/I72872986"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Lucas C. Severo","raw_affiliation_strings":["Federal University of Pampa-UNIPAMPA, Alegrete, Rio Grande do Sul, Brazil","Fed. Univ. of Pampa - UNIPAMPA, Alegrete, Brazil"],"affiliations":[{"raw_affiliation_string":"Federal University of Pampa-UNIPAMPA, Alegrete, Rio Grande do Sul, Brazil","institution_ids":["https://openalex.org/I72872986"]},{"raw_affiliation_string":"Fed. Univ. of Pampa - UNIPAMPA, Alegrete, Brazil","institution_ids":["https://openalex.org/I72872986"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5090138108","display_name":"Alessandro Girardi","orcid":"https://orcid.org/0000-0002-0074-7855"},"institutions":[{"id":"https://openalex.org/I72872986","display_name":"Universidade Federal do Pampa","ror":"https://ror.org/003qt4p19","country_code":"BR","type":"education","lineage":["https://openalex.org/I72872986"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Alessandro Girardi","raw_affiliation_strings":["Federal University of Pampa-UNIPAMPA, Alegrete, Rio Grande do Sul, Brazil","Fed. Univ. of Pampa - UNIPAMPA, Alegrete, Brazil"],"affiliations":[{"raw_affiliation_string":"Federal University of Pampa-UNIPAMPA, Alegrete, Rio Grande do Sul, Brazil","institution_ids":["https://openalex.org/I72872986"]},{"raw_affiliation_string":"Fed. Univ. of Pampa - UNIPAMPA, Alegrete, Brazil","institution_ids":["https://openalex.org/I72872986"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5017282448"],"corresponding_institution_ids":["https://openalex.org/I72872986"],"apc_list":null,"apc_paid":null,"fwci":0.20656357,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.58332526,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6009352803230286},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.6002293229103088},{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.5442133545875549},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5282014012336731},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5048392415046692},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.48825743794441223},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4824134111404419},{"id":"https://openalex.org/keywords/yield","display_name":"Yield (engineering)","score":0.47663864493370056},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4651445150375366},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.4432937502861023},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.42811596393585205},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2802059054374695},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2631324529647827},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.114429771900177},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.09577855467796326}],"concepts":[{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6009352803230286},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.6002293229103088},{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.5442133545875549},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5282014012336731},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5048392415046692},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.48825743794441223},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4824134111404419},{"id":"https://openalex.org/C134121241","wikidata":"https://www.wikidata.org/wiki/Q899301","display_name":"Yield (engineering)","level":2,"score":0.47663864493370056},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4651445150375366},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.4432937502861023},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.42811596393585205},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2802059054374695},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2631324529647827},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.114429771900177},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.09577855467796326},{"id":"https://openalex.org/C191897082","wikidata":"https://www.wikidata.org/wiki/Q11467","display_name":"Metallurgy","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/sbcci.2013.6644879","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sbcci.2013.6644879","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 26th Symposium on Integrated Circuits and Systems Design (SBCCI)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320322025","display_name":"Conselho Nacional de Desenvolvimento Cient\u00edfico e Tecnol\u00f3gico","ror":"https://ror.org/03swz6y49"},{"id":"https://openalex.org/F4320322502","display_name":"Funda\u00e7\u00e3o de Amparo \u00e0 Pesquisa do Estado do Rio Grande do Sul","ror":"https://ror.org/05k49za97"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W186730292","https://openalex.org/W1562251502","https://openalex.org/W1585662735","https://openalex.org/W1964239621","https://openalex.org/W1984188393","https://openalex.org/W2021819681","https://openalex.org/W2057274438","https://openalex.org/W2058867936","https://openalex.org/W2063452682","https://openalex.org/W2093276802","https://openalex.org/W2107825592","https://openalex.org/W2113337109","https://openalex.org/W2120296693","https://openalex.org/W2121397023","https://openalex.org/W2126639080","https://openalex.org/W2131294565","https://openalex.org/W2141776905","https://openalex.org/W2147849504","https://openalex.org/W2164786095","https://openalex.org/W2566193534","https://openalex.org/W3147650174","https://openalex.org/W4285719527","https://openalex.org/W6633721741","https://openalex.org/W7043358764"],"related_works":["https://openalex.org/W2375311683","https://openalex.org/W2366062860","https://openalex.org/W2373777250","https://openalex.org/W2353956655","https://openalex.org/W2020653254","https://openalex.org/W2010454064","https://openalex.org/W2352072014","https://openalex.org/W217279133","https://openalex.org/W2389800961","https://openalex.org/W1995389502"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"an":[3],"automatic":[4],"sizing":[5],"methodology":[6,31],"for":[7,64],"CMOS":[8],"operational":[9],"amplifiers":[10],"considering":[11],"process":[12,24],"parameter":[13],"variations":[14],"in":[15,48,69,83,94],"submicron":[16],"technologies.":[17],"These":[18],"circuits":[19],"are":[20,81],"very":[21],"sensitive":[22],"to":[23,99],"variations,":[25],"which":[26,60],"cause":[27],"mismatch.":[28],"The":[29],"proposed":[30,88],"comprises":[32],"simultaneous":[33],"optimization":[34,71],"of":[35],"power":[36,109],"dissipation,":[37],"gate":[38],"area":[39,111],"and":[40,76,110,113],"yield":[41,97,104],"prediction,":[42,105],"exploring":[43],"effectively":[44],"the":[45,65,70,87,92,95,100,108],"design":[46,102],"space":[47],"all":[49],"transistor":[50],"operation":[51],"regions.":[52],"Yield":[53],"is":[54,61],"estimated":[55],"by":[56],"Monte":[57],"Carlo":[58],"analysis,":[59],"performed":[62],"only":[63],"best":[66],"solutions":[67],"candidates":[68],"procedure.":[72],"A":[73],"Miller":[74],"OTA":[75],"a":[77,114],"folded":[78],"cascode":[79],"amplifier":[80],"designed":[82],"0.18\u03bcm":[84],"technology":[85],"using":[86],"methodology.":[89],"Results":[90],"show":[91],"increase":[93],"circuit":[96],"comparing":[98],"same":[101],"without":[103],"while":[106],"keeping":[107],"budget":[112],"reasonable":[115],"computational":[116],"time.":[117]},"counts_by_year":[{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}