{"id":"https://openalex.org/W1967824740","doi":"https://doi.org/10.1109/sbcci.2013.6644865","title":"H2A: A hardened asynchronous network on chip","display_name":"H2A: A hardened asynchronous network on chip","publication_year":2013,"publication_date":"2013-09-01","ids":{"openalex":"https://openalex.org/W1967824740","doi":"https://doi.org/10.1109/sbcci.2013.6644865","mag":"1967824740"},"language":"en","primary_location":{"id":"doi:10.1109/sbcci.2013.6644865","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sbcci.2013.6644865","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 26th Symposium on Integrated Circuits and Systems Design (SBCCI)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5016426035","display_name":"Julian Pontes","orcid":null},"institutions":[{"id":"https://openalex.org/I45643870","display_name":"Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul","ror":"https://ror.org/025vmq686","country_code":"BR","type":"education","lineage":["https://openalex.org/I45643870"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Julian Pontes","raw_affiliation_strings":["Pontificia Universidade Catolica do Rio Grande do Sul, Porto Alegre, RS, BR","Fac. of Inf.-FACIN, PUCRS, Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"Pontificia Universidade Catolica do Rio Grande do Sul, Porto Alegre, RS, BR","institution_ids":["https://openalex.org/I45643870"]},{"raw_affiliation_string":"Fac. of Inf.-FACIN, PUCRS, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I45643870"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072149252","display_name":"Ney Calazans","orcid":"https://orcid.org/0000-0002-0467-4294"},"institutions":[{"id":"https://openalex.org/I45643870","display_name":"Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul","ror":"https://ror.org/025vmq686","country_code":"BR","type":"education","lineage":["https://openalex.org/I45643870"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Ney Calazans","raw_affiliation_strings":["Faculty of Informatics-FACIN, PUCRS, Porto Alegre, Rio Grande do Sul, Brazil","Fac. of Inf.-FACIN, PUCRS, Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"Faculty of Informatics-FACIN, PUCRS, Porto Alegre, Rio Grande do Sul, Brazil","institution_ids":["https://openalex.org/I45643870"]},{"raw_affiliation_string":"Fac. of Inf.-FACIN, PUCRS, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I45643870"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5031216442","display_name":"Pascal Vivet","orcid":"https://orcid.org/0000-0002-7413-8243"},"institutions":[{"id":"https://openalex.org/I2738703131","display_name":"Commissariat \u00e0 l'\u00c9nergie Atomique et aux \u00c9nergies Alternatives","ror":"https://ror.org/00jjx8s55","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131"]},{"id":"https://openalex.org/I3020098449","display_name":"CEA Grenoble","ror":"https://ror.org/02mg6n827","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131","https://openalex.org/I3020098449"]},{"id":"https://openalex.org/I4210150049","display_name":"Laboratoire d'\u00c9lectronique des Technologies de l'Information","ror":"https://ror.org/04mf0wv34","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131","https://openalex.org/I2738703131","https://openalex.org/I4210117989","https://openalex.org/I4210150049"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Pascal Vivet","raw_affiliation_strings":["LETI, CEA, Grenoble, France","CEA-LETI, Grenoble, France"],"affiliations":[{"raw_affiliation_string":"LETI, CEA, Grenoble, France","institution_ids":["https://openalex.org/I4210150049","https://openalex.org/I3020098449","https://openalex.org/I2738703131"]},{"raw_affiliation_string":"CEA-LETI, Grenoble, France","institution_ids":["https://openalex.org/I4210150049","https://openalex.org/I3020098449","https://openalex.org/I2738703131"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5016426035"],"corresponding_institution_ids":["https://openalex.org/I45643870"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.04859397,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.8953865766525269},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7175449132919312},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.6534556746482849},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.5838402509689331},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.5591022372245789},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.4952358305454254},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.45177406072616577},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4426080286502838},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4245433807373047},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.41240745782852173},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.38441914319992065},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.23678600788116455},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.16075512766838074},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14651364088058472},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.10961943864822388},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1093161404132843},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.10347375273704529}],"concepts":[{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.8953865766525269},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7175449132919312},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.6534556746482849},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.5838402509689331},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.5591022372245789},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.4952358305454254},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.45177406072616577},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4426080286502838},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4245433807373047},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.41240745782852173},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.38441914319992065},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.23678600788116455},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.16075512766838074},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14651364088058472},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.10961943864822388},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1093161404132843},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.10347375273704529},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/sbcci.2013.6644865","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sbcci.2013.6644865","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 26th Symposium on Integrated Circuits and Systems Design (SBCCI)","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.718.9166","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.718.9166","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.inf.pucrs.br/%7Ecalazans/publications/2013_SBCCI_H2A.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W160422864","https://openalex.org/W1609287256","https://openalex.org/W1837211735","https://openalex.org/W1964444399","https://openalex.org/W1991069319","https://openalex.org/W2102346142","https://openalex.org/W2105665679","https://openalex.org/W2107216007","https://openalex.org/W2113678844","https://openalex.org/W2132719761","https://openalex.org/W2135968034","https://openalex.org/W2138474603","https://openalex.org/W2144489620","https://openalex.org/W2148624197","https://openalex.org/W2150872535","https://openalex.org/W2161311656","https://openalex.org/W2487142227","https://openalex.org/W2917003376","https://openalex.org/W3150916971","https://openalex.org/W6638716595","https://openalex.org/W6680996004"],"related_works":["https://openalex.org/W2072840391","https://openalex.org/W818963952","https://openalex.org/W2039140951","https://openalex.org/W1592424226","https://openalex.org/W2157277696","https://openalex.org/W2018106661","https://openalex.org/W2166402441","https://openalex.org/W2074526596","https://openalex.org/W2125277664","https://openalex.org/W4240821575"],"abstract_inverted_index":{"One":[0],"of":[1,14,24,40,73,98,114,156],"the":[2,12,22,37,80,132,140,149,153],"next":[3,154],"challenges":[4],"for":[5,116,152],"asynchronous":[6,63,90,107,136],"communication":[7,145],"architectures":[8],"is":[9],"reliability,":[10],"in":[11,50,71,122,135],"form":[13],"robustness":[15,138],"to":[16,43,47,106,124,142],"single":[17,102],"event":[18,103],"effects,":[19],"when":[20,88],"under":[21],"impact":[23,61],"particles":[25],"generated":[26],"by":[27,56],"ionizing":[28],"radiation.":[29],"This":[30,92],"occurs":[31],"because":[32],"technology":[33],"down-scaling":[34],"continuously":[35],"increases":[36],"logic":[38,68],"sensitivity":[39],"silicon":[41,158],"devices":[42,159],"such":[44,164],"effects.":[45],"Contrary":[46],"what":[48],"happens":[49],"synchronous":[51],"circuits,":[52],"delay":[53],"variations":[54],"induced":[55],"radiation":[57],"usually":[58],"have":[59],"no":[60,84],"on":[62,160],"quasi-delay":[64],"insensitive":[65],"(QDI)":[66],"combinational":[67],"blocks,":[69],"but":[70],"case":[72,112],"storage":[74],"logic,":[75],"bit":[76],"flips":[77],"may":[78],"corrupt":[79],"circuit":[81],"state":[82],"with":[83],"recovery":[85],"solution,":[86],"even":[87],"using":[89],"circuits.":[91],"work":[93],"proposes":[94],"a":[95],"new":[96],"set":[97],"hardening":[99],"techniques":[100,118],"against":[101],"effects":[104],"applicable":[105],"networks-on-chip.":[108],"It":[109],"presents":[110],"practical":[111],"studies":[113],"use":[115],"these":[117],"and":[119,170],"evaluates":[120],"them":[121],"close":[123],"real":[125],"life":[126],"situations.":[127],"Obtained":[128],"results":[129],"show":[130],"that":[131],"achieved":[133],"increase":[134],"network-on-chip":[137],"has":[139],"potential":[141],"leverage":[143],"this":[144],"architecture":[146],"solution":[147],"as":[148,165],"main":[150],"choice":[151],"generations":[155],"complex":[157],"advanced":[161],"nodes":[162],"technologies":[163],"32":[166],"nm,":[167],"28":[168],"nm":[169],"below.":[171]},"counts_by_year":[{"year":2020,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}