{"id":"https://openalex.org/W2067795343","doi":"https://doi.org/10.1109/sbcci.2013.6644864","title":"Delay model for static CMOS complex gates","display_name":"Delay model for static CMOS complex gates","publication_year":2013,"publication_date":"2013-09-01","ids":{"openalex":"https://openalex.org/W2067795343","doi":"https://doi.org/10.1109/sbcci.2013.6644864","mag":"2067795343"},"language":"en","primary_location":{"id":"doi:10.1109/sbcci.2013.6644864","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sbcci.2013.6644864","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 26th Symposium on Integrated Circuits and Systems Design (SBCCI)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010444815","display_name":"Felipe S. Marranghello","orcid":"https://orcid.org/0000-0002-5368-6750"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]},{"id":"https://openalex.org/I94328231","display_name":"University of Rio Grande and Rio Grande Community College","ror":"https://ror.org/02sghbs34","country_code":"US","type":"education","lineage":["https://openalex.org/I94328231"]}],"countries":["BR","US"],"is_corresponding":true,"raw_author_name":"Felipe S. Marranghello","raw_affiliation_strings":["PGMICRO, Federal University of Rio Grande do Sul, Porto Alegre, Brazil","PGMICRO, Fed. Univ. of Rio Grande do Sul (UFRGS), Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"PGMICRO, Federal University of Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]},{"raw_affiliation_string":"PGMICRO, Fed. Univ. of Rio Grande do Sul (UFRGS), Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723","https://openalex.org/I94328231"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065397615","display_name":"Andr\u00e9 I. Reis","orcid":"https://orcid.org/0000-0002-3118-8160"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]},{"id":"https://openalex.org/I94328231","display_name":"University of Rio Grande and Rio Grande Community College","ror":"https://ror.org/02sghbs34","country_code":"US","type":"education","lineage":["https://openalex.org/I94328231"]}],"countries":["BR","US"],"is_corresponding":false,"raw_author_name":"Andre I. Reis","raw_affiliation_strings":["PGMICRO, Federal University of Rio Grande do Sul, Porto Alegre, Brazil","PGMICRO, Fed. Univ. of Rio Grande do Sul (UFRGS), Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"PGMICRO, Federal University of Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]},{"raw_affiliation_string":"PGMICRO, Fed. Univ. of Rio Grande do Sul (UFRGS), Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723","https://openalex.org/I94328231"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5090563366","display_name":"Renato P. Ribas","orcid":"https://orcid.org/0000-0002-9895-7489"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]},{"id":"https://openalex.org/I94328231","display_name":"University of Rio Grande and Rio Grande Community College","ror":"https://ror.org/02sghbs34","country_code":"US","type":"education","lineage":["https://openalex.org/I94328231"]}],"countries":["BR","US"],"is_corresponding":false,"raw_author_name":"Renato P. Ribas","raw_affiliation_strings":["PGMICRO, Federal University of Rio Grande do Sul, Porto Alegre, Brazil","PGMICRO, Fed. Univ. of Rio Grande do Sul (UFRGS), Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"PGMICRO, Federal University of Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]},{"raw_affiliation_string":"PGMICRO, Fed. Univ. of Rio Grande do Sul (UFRGS), Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723","https://openalex.org/I94328231"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5010444815"],"corresponding_institution_ids":["https://openalex.org/I130442723","https://openalex.org/I94328231"],"apc_list":null,"apc_paid":null,"fwci":0.2404,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.62032564,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7397289872169495},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.7098990082740784},{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.6574009656906128},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5884984135627747},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.5666522979736328},{"id":"https://openalex.org/keywords/semiconductor-device-modeling","display_name":"Semiconductor device modeling","score":0.5271056890487671},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.49258047342300415},{"id":"https://openalex.org/keywords/velocity-saturation","display_name":"Velocity saturation","score":0.4877474904060364},{"id":"https://openalex.org/keywords/coupling","display_name":"Coupling (piping)","score":0.4546632170677185},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4494115114212036},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.44371411204338074},{"id":"https://openalex.org/keywords/transistor-model","display_name":"Transistor model","score":0.4185653328895569},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.33906978368759155},{"id":"https://openalex.org/keywords/mosfet","display_name":"MOSFET","score":0.30865076184272766},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.29874905943870544},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.0962580144405365}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7397289872169495},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.7098990082740784},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.6574009656906128},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5884984135627747},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.5666522979736328},{"id":"https://openalex.org/C4775677","wikidata":"https://www.wikidata.org/wiki/Q7449393","display_name":"Semiconductor device modeling","level":3,"score":0.5271056890487671},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.49258047342300415},{"id":"https://openalex.org/C187370908","wikidata":"https://www.wikidata.org/wiki/Q7426597","display_name":"Velocity saturation","level":5,"score":0.4877474904060364},{"id":"https://openalex.org/C131584629","wikidata":"https://www.wikidata.org/wiki/Q4308705","display_name":"Coupling (piping)","level":2,"score":0.4546632170677185},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4494115114212036},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.44371411204338074},{"id":"https://openalex.org/C150169584","wikidata":"https://www.wikidata.org/wiki/Q7834319","display_name":"Transistor model","level":4,"score":0.4185653328895569},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.33906978368759155},{"id":"https://openalex.org/C2778413303","wikidata":"https://www.wikidata.org/wiki/Q210793","display_name":"MOSFET","level":4,"score":0.30865076184272766},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.29874905943870544},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0962580144405365},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/sbcci.2013.6644864","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sbcci.2013.6644864","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 26th Symposium on Integrated Circuits and Systems Design (SBCCI)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.7400000095367432}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321091","display_name":"Coordena\u00e7\u00e3o de Aperfei\u00e7oamento de Pessoal de N\u00edvel Superior","ror":"https://ror.org/00x0ma614"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W1978601196","https://openalex.org/W1984588379","https://openalex.org/W2022892565","https://openalex.org/W2055510065","https://openalex.org/W2069345435","https://openalex.org/W2071693325","https://openalex.org/W2086056290","https://openalex.org/W2088115909","https://openalex.org/W2098352262","https://openalex.org/W2100272847","https://openalex.org/W2108640013","https://openalex.org/W2108923470","https://openalex.org/W2118866588","https://openalex.org/W2125778215","https://openalex.org/W2126715110","https://openalex.org/W2128107124","https://openalex.org/W2134067926","https://openalex.org/W2134838288","https://openalex.org/W2151276975","https://openalex.org/W2154930846","https://openalex.org/W2155255532","https://openalex.org/W2162524028","https://openalex.org/W2163841406","https://openalex.org/W2164012847","https://openalex.org/W2164595330","https://openalex.org/W6671872946","https://openalex.org/W6677810885"],"related_works":["https://openalex.org/W2797744477","https://openalex.org/W2018560541","https://openalex.org/W4234364140","https://openalex.org/W2118902095","https://openalex.org/W2945285759","https://openalex.org/W1972185800","https://openalex.org/W1968332896","https://openalex.org/W2228479887","https://openalex.org/W1670079182","https://openalex.org/W2172415194"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,22,87],"novel":[4],"approach":[5,25],"for":[6],"delay":[7],"modeling":[8],"of":[9,27,32,36,90],"CMOS":[10],"complex":[11],"gates,":[12],"containing":[13],"series":[14],"and":[15,43,52,93],"parallel":[16],"transistor":[17,69,84],"arrangements.":[18],"The":[19,34,59],"model":[20,97],"uses":[21],"charge":[23],"based":[24,81],"instead":[26],"evaluating":[28],"voltages":[29],"as":[30,47],"function":[31],"time.":[33],"impact":[35],"input":[37,91],"transition":[38],"time,":[39],"input-to-output":[40],"coupling":[41],"capacitance":[42],"short-channel":[44],"effects,":[45],"such":[46],"drain-induced":[48],"barrier":[49],"lowering":[50],"(DIBL)":[51],"velocity":[53],"saturation,":[54],"are":[55,63,73],"taken":[56],"into":[57],"account.":[58],"only":[60],"empirical":[61],"parameters":[62],"those":[64],"required":[65],"to":[66,104],"calibrate":[67],"the":[68],"model.":[70],"Analytical":[71],"results":[72],"in":[74],"good":[75],"agreement":[76],"with":[77],"HSPICE":[78],"simulation":[79],"data,":[80],"on":[82],"BSIM4":[83],"model,":[85],"over":[86],"wide":[88],"range":[89],"slopes":[92],"output":[94],"loads.":[95],"Additionally,":[96],"accuracy":[98],"has":[99],"been":[100],"improved":[101],"when":[102],"compared":[103],"previous":[105],"related":[106],"work.":[107]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2026-03-25T13:04:00.132906","created_date":"2025-10-10T00:00:00"}