{"id":"https://openalex.org/W2026015450","doi":"https://doi.org/10.1109/sbcci.2013.6644863","title":"Power consumption analysis in static CMOS gates","display_name":"Power consumption analysis in static CMOS gates","publication_year":2013,"publication_date":"2013-09-01","ids":{"openalex":"https://openalex.org/W2026015450","doi":"https://doi.org/10.1109/sbcci.2013.6644863","mag":"2026015450"},"language":"en","primary_location":{"id":"doi:10.1109/sbcci.2013.6644863","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sbcci.2013.6644863","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 26th Symposium on Integrated Circuits and Systems Design (SBCCI)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5055980539","display_name":"Alberto Wiltgen","orcid":null},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]},{"id":"https://openalex.org/I94328231","display_name":"University of Rio Grande and Rio Grande Community College","ror":"https://ror.org/02sghbs34","country_code":"US","type":"education","lineage":["https://openalex.org/I94328231"]}],"countries":["BR","US"],"is_corresponding":true,"raw_author_name":"Alberto Wiltgen","raw_affiliation_strings":["Institute of Informatics, Federal University of Rio Grande do Sul, Porto Alegre, Brazil","Inst. of Inf., Fed. Univ. of Rio Grande do Sul - UFRGS, Porto Alegre, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Informatics, Federal University of Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]},{"raw_affiliation_string":"Inst. of Inf., Fed. Univ. of Rio Grande do Sul - UFRGS, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723","https://openalex.org/I94328231"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087292865","display_name":"Kim Aragon Escobar","orcid":null},"institutions":[{"id":"https://openalex.org/I94328231","display_name":"University of Rio Grande and Rio Grande Community College","ror":"https://ror.org/02sghbs34","country_code":"US","type":"education","lineage":["https://openalex.org/I94328231"]},{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR","US"],"is_corresponding":false,"raw_author_name":"Kim A. Escobar","raw_affiliation_strings":["Institute of Informatics, Federal University of Rio Grande do Sul, Porto Alegre, Brazil","Inst. of Inf., Fed. Univ. of Rio Grande do Sul - UFRGS, Porto Alegre, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Informatics, Federal University of Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]},{"raw_affiliation_string":"Inst. of Inf., Fed. Univ. of Rio Grande do Sul - UFRGS, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723","https://openalex.org/I94328231"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065397615","display_name":"Andr\u00e9 I. Reis","orcid":"https://orcid.org/0000-0002-3118-8160"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]},{"id":"https://openalex.org/I94328231","display_name":"University of Rio Grande and Rio Grande Community College","ror":"https://ror.org/02sghbs34","country_code":"US","type":"education","lineage":["https://openalex.org/I94328231"]}],"countries":["BR","US"],"is_corresponding":false,"raw_author_name":"Andre I. Reis","raw_affiliation_strings":["Institute of Informatics, Federal University of Rio Grande do Sul, Porto Alegre, Brazil","Inst. of Inf., Fed. Univ. of Rio Grande do Sul - UFRGS, Porto Alegre, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Informatics, Federal University of Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]},{"raw_affiliation_string":"Inst. of Inf., Fed. Univ. of Rio Grande do Sul - UFRGS, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723","https://openalex.org/I94328231"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5090563366","display_name":"Renato P. Ribas","orcid":"https://orcid.org/0000-0002-9895-7489"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]},{"id":"https://openalex.org/I94328231","display_name":"University of Rio Grande and Rio Grande Community College","ror":"https://ror.org/02sghbs34","country_code":"US","type":"education","lineage":["https://openalex.org/I94328231"]}],"countries":["BR","US"],"is_corresponding":false,"raw_author_name":"Renato P. Ribas","raw_affiliation_strings":["Institute of Informatics, Federal University of Rio Grande do Sul, Porto Alegre, Brazil","Inst. of Inf., Fed. Univ. of Rio Grande do Sul - UFRGS, Porto Alegre, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Informatics, Federal University of Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]},{"raw_affiliation_string":"Inst. of Inf., Fed. Univ. of Rio Grande do Sul - UFRGS, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723","https://openalex.org/I94328231"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5055980539"],"corresponding_institution_ids":["https://openalex.org/I130442723","https://openalex.org/I94328231"],"apc_list":null,"apc_paid":null,"fwci":1.44,"has_fulltext":false,"cited_by_count":48,"citation_normalized_percentile":{"value":0.83693035,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7535167932510376},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.7068694829940796},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.6123533248901367},{"id":"https://openalex.org/keywords/dynamic-demand","display_name":"Dynamic demand","score":0.5965198874473572},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5888660550117493},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5591424107551575},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.558123767375946},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.546100914478302},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.5444624423980713},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5324227809906006},{"id":"https://openalex.org/keywords/integrated-injection-logic","display_name":"Integrated injection logic","score":0.5263862609863281},{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.47068339586257935},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.44851920008659363},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.44052428007125854},{"id":"https://openalex.org/keywords/adiabatic-circuit","display_name":"Adiabatic circuit","score":0.43146955966949463},{"id":"https://openalex.org/keywords/pull-up-resistor","display_name":"Pull-up resistor","score":0.41811442375183105},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.41638755798339844},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.31707364320755005},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.24747732281684875},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.23029404878616333},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.07430535554885864}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7535167932510376},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.7068694829940796},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.6123533248901367},{"id":"https://openalex.org/C45872418","wikidata":"https://www.wikidata.org/wiki/Q5318966","display_name":"Dynamic demand","level":3,"score":0.5965198874473572},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5888660550117493},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5591424107551575},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.558123767375946},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.546100914478302},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.5444624423980713},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5324227809906006},{"id":"https://openalex.org/C159903706","wikidata":"https://www.wikidata.org/wiki/Q173574","display_name":"Integrated injection logic","level":5,"score":0.5263862609863281},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.47068339586257935},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.44851920008659363},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.44052428007125854},{"id":"https://openalex.org/C87606752","wikidata":"https://www.wikidata.org/wiki/Q4682637","display_name":"Adiabatic circuit","level":5,"score":0.43146955966949463},{"id":"https://openalex.org/C61818909","wikidata":"https://www.wikidata.org/wiki/Q1987617","display_name":"Pull-up resistor","level":5,"score":0.41811442375183105},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.41638755798339844},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.31707364320755005},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.24747732281684875},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.23029404878616333},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.07430535554885864},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/sbcci.2013.6644863","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sbcci.2013.6644863","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 26th Symposium on Integrated Circuits and Systems Design (SBCCI)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.9100000262260437}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321091","display_name":"Coordena\u00e7\u00e3o de Aperfei\u00e7oamento de Pessoal de N\u00edvel Superior","ror":"https://ror.org/00x0ma614"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1518236483","https://openalex.org/W1991596131","https://openalex.org/W1996623312","https://openalex.org/W2038208423","https://openalex.org/W2071693325","https://openalex.org/W2088115909","https://openalex.org/W2109694890","https://openalex.org/W2118108626","https://openalex.org/W2134067926","https://openalex.org/W2163231535","https://openalex.org/W2166243422","https://openalex.org/W3103339143"],"related_works":["https://openalex.org/W2580743037","https://openalex.org/W2894573466","https://openalex.org/W1485027372","https://openalex.org/W2765372174","https://openalex.org/W2554253794","https://openalex.org/W2539423522","https://openalex.org/W1889611132","https://openalex.org/W2150363350","https://openalex.org/W2108907112","https://openalex.org/W2756329483"],"abstract_inverted_index":{"This":[0],"paper":[1],"addresses":[2],"the":[3,15,20,23,56,66,73,83],"power":[4,33,43,53],"consumption":[5,60],"in":[6,61,99],"CMOS":[7,76],"logic":[8],"gates":[9],"through":[10,37],"a":[11,96],"study":[12],"that":[13,51],"considers":[14],"transistor":[16],"network":[17],"arrangement":[18],"and":[19,30],"advance":[21],"of":[22,59,75],"technology":[24,91],"node.":[25],"The":[26,41,79],"relationship":[27],"between":[28],"charge/discharge":[29],"short-circuit":[31,67],"dynamic":[32,52],"components":[34],"are":[35],"investigated":[36],"electrical":[38],"simulations":[39],"(SPICE).":[40],"static":[42,80],"dissipation":[44],"is":[45],"also":[46],"analyzed.":[47],"Experimental":[48],"results":[49],"demonstrate":[50],"still":[54],"remains":[55],"main":[57],"source":[58],"standard":[62],"cell":[63],"designs,":[64],"although":[65],"component":[68],"seems":[69],"to":[70],"decrease":[71],"at":[72,88],"advancing":[74],"fabrication":[77],"processes.":[78],"power,":[81],"on":[82],"other":[84],"hand,":[85],"keeps":[86],"growing":[87],"each":[89],"new":[90],"node,":[92],"becoming":[93],"even":[94],"more":[95],"critical":[97],"challenge":[98],"VLSI":[100],"design.":[101]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":10},{"year":2022,"cited_by_count":5},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":8},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":1}],"updated_date":"2026-05-07T13:39:58.223016","created_date":"2025-10-10T00:00:00"}