{"id":"https://openalex.org/W2079342677","doi":"https://doi.org/10.1109/sbcci.2013.6644856","title":"Reducing TMR overhead by combining approximate circuit, transistor topology and input permutation approaches","display_name":"Reducing TMR overhead by combining approximate circuit, transistor topology and input permutation approaches","publication_year":2013,"publication_date":"2013-09-01","ids":{"openalex":"https://openalex.org/W2079342677","doi":"https://doi.org/10.1109/sbcci.2013.6644856","mag":"2079342677"},"language":"en","primary_location":{"id":"doi:10.1109/sbcci.2013.6644856","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sbcci.2013.6644856","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 26th Symposium on Integrated Circuits and Systems Design (SBCCI)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004073826","display_name":"Iuri A. C. Gomes","orcid":null},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Iuri A. C. Gomes","raw_affiliation_strings":["Instituto de Inform\u00e1tica, UFRGS, Porto Alegre, Rio Grande do Sul, Brazil","Inst. de Inf., UFRGS, Porto Alegre, Brazil#TAB#"],"affiliations":[{"raw_affiliation_string":"Instituto de Inform\u00e1tica, UFRGS, Porto Alegre, Rio Grande do Sul, Brazil","institution_ids":["https://openalex.org/I130442723"]},{"raw_affiliation_string":"Inst. de Inf., UFRGS, Porto Alegre, Brazil#TAB#","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5024813896","display_name":"Fernanda Lima Kastensmidt","orcid":"https://orcid.org/0000-0001-5767-8582"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Fernanda G. L. Kastensmidt","raw_affiliation_strings":["Instituto de Inform\u00e1tica, UFRGS, Porto Alegre, Rio Grande do Sul, Brazil","Inst. de Inf., UFRGS, Porto Alegre, Brazil#TAB#"],"affiliations":[{"raw_affiliation_string":"Instituto de Inform\u00e1tica, UFRGS, Porto Alegre, Rio Grande do Sul, Brazil","institution_ids":["https://openalex.org/I130442723"]},{"raw_affiliation_string":"Inst. de Inf., UFRGS, Porto Alegre, Brazil#TAB#","institution_ids":["https://openalex.org/I130442723"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5004073826"],"corresponding_institution_ids":["https://openalex.org/I130442723"],"apc_list":null,"apc_paid":null,"fwci":0.9458,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.78967173,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.7328977584838867},{"id":"https://openalex.org/keywords/triple-modular-redundancy","display_name":"Triple modular redundancy","score":0.6989394426345825},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6785632967948914},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6244513988494873},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.5572630167007446},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.5164577960968018},{"id":"https://openalex.org/keywords/permutation","display_name":"Permutation (music)","score":0.5058310031890869},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.48929187655448914},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.4426318109035492},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.43820521235466003},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3367999792098999},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21444439888000488},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1061410903930664},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.09539377689361572}],"concepts":[{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.7328977584838867},{"id":"https://openalex.org/C196371267","wikidata":"https://www.wikidata.org/wiki/Q3998979","display_name":"Triple modular redundancy","level":3,"score":0.6989394426345825},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6785632967948914},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6244513988494873},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.5572630167007446},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.5164577960968018},{"id":"https://openalex.org/C21308566","wikidata":"https://www.wikidata.org/wiki/Q7169365","display_name":"Permutation (music)","level":2,"score":0.5058310031890869},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.48929187655448914},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.4426318109035492},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.43820521235466003},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3367999792098999},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21444439888000488},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1061410903930664},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.09539377689361572},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C24890656","wikidata":"https://www.wikidata.org/wiki/Q82811","display_name":"Acoustics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/sbcci.2013.6644856","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sbcci.2013.6644856","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 26th Symposium on Integrated Circuits and Systems Design (SBCCI)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1870528983","https://openalex.org/W1965475108","https://openalex.org/W1987060010","https://openalex.org/W1996431812","https://openalex.org/W2025761671","https://openalex.org/W2075765893","https://openalex.org/W2098014430","https://openalex.org/W2099104509","https://openalex.org/W2099814721","https://openalex.org/W2141068710","https://openalex.org/W2542668855","https://openalex.org/W3146960355"],"related_works":["https://openalex.org/W58658798","https://openalex.org/W3114375939","https://openalex.org/W3008821054","https://openalex.org/W2759696718","https://openalex.org/W2359816675","https://openalex.org/W2603119174","https://openalex.org/W3206195470","https://openalex.org/W2491217195","https://openalex.org/W2046926633","https://openalex.org/W2164971790"],"abstract_inverted_index":{"The":[0],"use":[1,45],"of":[2,63,101],"Triple":[3],"Modular":[4],"Redundancy":[5],"(TMR)":[6],"with":[7,126],"majority":[8],"voters":[9],"can":[10,44,121],"guarantee":[11],"full":[12],"single":[13],"fault":[14,40,78,127],"masking":[15],"coverage":[16,79,128],"for":[17,90],"a":[18,27,74,87,98],"given":[19],"circuit":[20],"against":[21],"transient":[22],"faults":[23],"but":[24],"it":[25,69],"has":[26,66],"high":[28],"area":[29,35,81,119],"overhead.":[30],"In":[31,93],"order":[32],"to":[33,49,57,72,124,130],"reduce":[34],"overhead":[36,82,120],"without":[37],"compromising":[38],"the":[39,58],"making":[41,84],"coverage,":[42],"TMR":[43],"approximated":[46],"circuits":[47],"approach":[48,103],"generate":[50],"redundant":[51],"modules":[52],"that":[53,68,118],"are":[54],"optimized":[55],"compared":[56],"original":[59],"module.":[60],"Initial":[61],"study":[62],"this":[64,85,94,102],"technique":[65,86],"shown":[67],"is":[70],"possible":[71],"reach":[73],"good":[75,88],"balance":[76],"between":[77],"and":[80,108,113],"cost,":[83],"solution":[89],"some":[91],"cases.":[92],"work,":[95],"we":[96],"do":[97],"further":[99],"analysis":[100],"by":[104],"using":[105],"complex":[106],"gates":[107],"employing":[109],"different":[110],"transistor":[111],"topologies":[112],"inputs":[114],"permutation.":[115],"Results":[116],"show":[117],"be":[122],"reduced":[123],"150%":[125],"close":[129],"99%.":[131]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}