{"id":"https://openalex.org/W2073949335","doi":"https://doi.org/10.1109/sbcci.2013.6644853","title":"A SystemC modeling and simulation methodology for fast and accurate parallel MPSoC simulation","display_name":"A SystemC modeling and simulation methodology for fast and accurate parallel MPSoC simulation","publication_year":2013,"publication_date":"2013-09-01","ids":{"openalex":"https://openalex.org/W2073949335","doi":"https://doi.org/10.1109/sbcci.2013.6644853","mag":"2073949335"},"language":"en","primary_location":{"id":"doi:10.1109/sbcci.2013.6644853","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sbcci.2013.6644853","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 26th Symposium on Integrated Circuits and Systems Design (SBCCI)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5044354017","display_name":"Christoph R\u00f6th","orcid":"https://orcid.org/0000-0002-4507-7437"},"institutions":[{"id":"https://openalex.org/I102335020","display_name":"Karlsruhe Institute of Technology","ror":"https://ror.org/04t3en479","country_code":"DE","type":"education","lineage":["https://openalex.org/I102335020","https://openalex.org/I1305996414"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Christoph Roth","raw_affiliation_strings":["Institute for Information Processing Technology (ITIV), Karlsruhe Insitute of Technology, Karlsruhe, Germany","Inst. for Inf. Process. Technol. (ITIV), Karlsruhe Inst. of Technol. (KIT), Karlsruhe, Germany"],"affiliations":[{"raw_affiliation_string":"Institute for Information Processing Technology (ITIV), Karlsruhe Insitute of Technology, Karlsruhe, Germany","institution_ids":[]},{"raw_affiliation_string":"Inst. for Inf. Process. Technol. (ITIV), Karlsruhe Inst. of Technol. (KIT), Karlsruhe, Germany","institution_ids":["https://openalex.org/I102335020"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032756987","display_name":"Harald Bucher","orcid":null},"institutions":[{"id":"https://openalex.org/I102335020","display_name":"Karlsruhe Institute of Technology","ror":"https://ror.org/04t3en479","country_code":"DE","type":"education","lineage":["https://openalex.org/I102335020","https://openalex.org/I1305996414"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Harald Bucher","raw_affiliation_strings":["Institute for Information Processing Technology (ITIV), Karlsruhe Insitute of Technology, Karlsruhe, Germany","Inst. for Inf. Process. Technol. (ITIV), Karlsruhe Inst. of Technol. (KIT), Karlsruhe, Germany"],"affiliations":[{"raw_affiliation_string":"Institute for Information Processing Technology (ITIV), Karlsruhe Insitute of Technology, Karlsruhe, Germany","institution_ids":[]},{"raw_affiliation_string":"Inst. for Inf. Process. Technol. (ITIV), Karlsruhe Inst. of Technol. (KIT), Karlsruhe, Germany","institution_ids":["https://openalex.org/I102335020"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059636018","display_name":"Simon Reder","orcid":"https://orcid.org/0000-0003-4282-7244"},"institutions":[{"id":"https://openalex.org/I102335020","display_name":"Karlsruhe Institute of Technology","ror":"https://ror.org/04t3en479","country_code":"DE","type":"education","lineage":["https://openalex.org/I102335020","https://openalex.org/I1305996414"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Simon Reder","raw_affiliation_strings":["Institute for Information Processing Technology (ITIV), Karlsruhe Insitute of Technology, Karlsruhe, Germany","Inst. for Inf. Process. Technol. (ITIV), Karlsruhe Inst. of Technol. (KIT), Karlsruhe, Germany"],"affiliations":[{"raw_affiliation_string":"Institute for Information Processing Technology (ITIV), Karlsruhe Insitute of Technology, Karlsruhe, Germany","institution_ids":[]},{"raw_affiliation_string":"Inst. for Inf. Process. Technol. (ITIV), Karlsruhe Inst. of Technol. (KIT), Karlsruhe, Germany","institution_ids":["https://openalex.org/I102335020"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089509519","display_name":"Florian Buciuman","orcid":null},"institutions":[{"id":"https://openalex.org/I102335020","display_name":"Karlsruhe Institute of Technology","ror":"https://ror.org/04t3en479","country_code":"DE","type":"education","lineage":["https://openalex.org/I102335020","https://openalex.org/I1305996414"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Florian Buciuman","raw_affiliation_strings":["Institute for Information Processing Technology (ITIV), Karlsruhe Insitute of Technology, Karlsruhe, Germany","Inst. for Inf. Process. Technol. (ITIV), Karlsruhe Inst. of Technol. (KIT), Karlsruhe, Germany"],"affiliations":[{"raw_affiliation_string":"Institute for Information Processing Technology (ITIV), Karlsruhe Insitute of Technology, Karlsruhe, Germany","institution_ids":[]},{"raw_affiliation_string":"Inst. for Inf. Process. Technol. (ITIV), Karlsruhe Inst. of Technol. (KIT), Karlsruhe, Germany","institution_ids":["https://openalex.org/I102335020"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031782796","display_name":"Oliver Sander","orcid":"https://orcid.org/0000-0002-0959-4744"},"institutions":[{"id":"https://openalex.org/I102335020","display_name":"Karlsruhe Institute of Technology","ror":"https://ror.org/04t3en479","country_code":"DE","type":"education","lineage":["https://openalex.org/I102335020","https://openalex.org/I1305996414"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Oliver Sander","raw_affiliation_strings":["Institute for Information Processing Technology (ITIV), Karlsruhe Insitute of Technology, Karlsruhe, Germany","Inst. for Inf. Process. Technol. (ITIV), Karlsruhe Inst. of Technol. (KIT), Karlsruhe, Germany"],"affiliations":[{"raw_affiliation_string":"Institute for Information Processing Technology (ITIV), Karlsruhe Insitute of Technology, Karlsruhe, Germany","institution_ids":[]},{"raw_affiliation_string":"Inst. for Inf. Process. Technol. (ITIV), Karlsruhe Inst. of Technol. (KIT), Karlsruhe, Germany","institution_ids":["https://openalex.org/I102335020"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5024739574","display_name":"J\u00fcrgen Becker","orcid":"https://orcid.org/0000-0002-5082-5487"},"institutions":[{"id":"https://openalex.org/I102335020","display_name":"Karlsruhe Institute of Technology","ror":"https://ror.org/04t3en479","country_code":"DE","type":"education","lineage":["https://openalex.org/I102335020","https://openalex.org/I1305996414"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Juergen Becker","raw_affiliation_strings":["Institute for Information Processing Technology (ITIV), Karlsruhe Insitute of Technology, Karlsruhe, Germany","Inst. for Inf. Process. Technol. (ITIV), Karlsruhe Inst. of Technol. (KIT), Karlsruhe, Germany"],"affiliations":[{"raw_affiliation_string":"Institute for Information Processing Technology (ITIV), Karlsruhe Insitute of Technology, Karlsruhe, Germany","institution_ids":[]},{"raw_affiliation_string":"Inst. for Inf. Process. Technol. (ITIV), Karlsruhe Inst. of Technol. (KIT), Karlsruhe, Germany","institution_ids":["https://openalex.org/I102335020"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5044354017"],"corresponding_institution_ids":["https://openalex.org/I102335020"],"apc_list":null,"apc_paid":null,"fwci":2.1747,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.89020775,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.9379706978797913},{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.9092564582824707},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8456480503082275},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.7788609266281128},{"id":"https://openalex.org/keywords/transaction-level-modeling","display_name":"Transaction-level modeling","score":0.5570893883705139},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.5451861619949341},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5201542973518372},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5146942734718323},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5062035918235779},{"id":"https://openalex.org/keywords/discrete-event-simulation","display_name":"Discrete event simulation","score":0.5031594634056091},{"id":"https://openalex.org/keywords/task","display_name":"Task (project management)","score":0.5023713111877441},{"id":"https://openalex.org/keywords/modeling-and-simulation","display_name":"Modeling and simulation","score":0.4459362030029297},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4069077968597412},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3507221043109894},{"id":"https://openalex.org/keywords/simulation","display_name":"Simulation","score":0.13202634453773499},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.08019956946372986}],"concepts":[{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.9379706978797913},{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.9092564582824707},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8456480503082275},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.7788609266281128},{"id":"https://openalex.org/C169571997","wikidata":"https://www.wikidata.org/wiki/Q966099","display_name":"Transaction-level modeling","level":3,"score":0.5570893883705139},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.5451861619949341},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5201542973518372},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5146942734718323},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5062035918235779},{"id":"https://openalex.org/C147203929","wikidata":"https://www.wikidata.org/wiki/Q574814","display_name":"Discrete event simulation","level":2,"score":0.5031594634056091},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.5023713111877441},{"id":"https://openalex.org/C167343916","wikidata":"https://www.wikidata.org/wiki/Q6888384","display_name":"Modeling and simulation","level":2,"score":0.4459362030029297},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4069077968597412},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3507221043109894},{"id":"https://openalex.org/C44154836","wikidata":"https://www.wikidata.org/wiki/Q45045","display_name":"Simulation","level":1,"score":0.13202634453773499},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.08019956946372986},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C187736073","wikidata":"https://www.wikidata.org/wiki/Q2920921","display_name":"Management","level":1,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/sbcci.2013.6644853","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sbcci.2013.6644853","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 26th Symposium on Integrated Circuits and Systems Design (SBCCI)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W120905807","https://openalex.org/W1513692385","https://openalex.org/W1544610399","https://openalex.org/W1963637299","https://openalex.org/W2006500015","https://openalex.org/W2092042508","https://openalex.org/W2113302371","https://openalex.org/W2147780001","https://openalex.org/W2152099665","https://openalex.org/W2155502560","https://openalex.org/W3142366035","https://openalex.org/W4247806563","https://openalex.org/W6630752070","https://openalex.org/W7043230507"],"related_works":["https://openalex.org/W2533881872","https://openalex.org/W2301151507","https://openalex.org/W1596567466","https://openalex.org/W2585026057","https://openalex.org/W2183605704","https://openalex.org/W1525398417","https://openalex.org/W2358909550","https://openalex.org/W1975665243","https://openalex.org/W2069603759","https://openalex.org/W1934552808"],"abstract_inverted_index":{"Due":[0],"to":[1],"the":[2,74,96],"growing":[3],"complexity":[4],"of":[5,17,46,54,76,89,102,105],"embedded":[6],"systems,":[7],"simulation":[8,16,45],"becomes":[9],"an":[10],"increasingly":[11],"time-consuming":[12],"task.":[13],"Especially":[14],"detailed":[15],"so":[18],"called":[19],"Multi-Processor":[20],"System-on-Chips":[21],"(MPSoCs)":[22],"is":[23,49,81],"afflicted":[24],"with":[25,73],"extremely":[26],"long":[27],"runtimes":[28],"and":[29,32,59,114],"makes":[30],"verification":[31],"debugging":[33],"extraordinary":[34],"expensive.":[35],"In":[36],"this":[37],"work,":[38],"a":[39,67,90,116],"SystemC/TLM":[40],"based":[41],"methodology":[42],"for":[43],"accelerating":[44],"NoC-based":[47],"MPSoCs":[48],"presented":[50],"that":[51,95],"combines":[52],"advantages":[53],"both,":[55],"multi-abstraction":[56],"level":[57],"modeling":[58,71],"parallel":[60,68],"execution":[61],"on":[62,83],"multi-core":[63],"hosts.":[64],"It":[65],"integrates":[66],"discrete":[69],"event":[70],"paradigm":[72],"concept":[75],"lightweight":[77],"schedulers.":[78],"The":[79],"approach":[80,97],"evaluated":[82],"different":[84],"host":[85],"platforms":[86],"by":[87],"means":[88],"realistic":[91],"model.":[92],"Results":[93],"demonstrate":[94],"can":[98],"provide":[99],"significant":[100],"speedups":[101],"two":[103],"orders":[104],"magnitude":[106],"versus":[107],"sequential":[108],"RTL":[109],"simulation,":[110],"while":[111],"preserving":[112],"analyzability":[113],"exhibiting":[115],"moderate":[117],"loss":[118],"accuracy.":[119]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}