{"id":"https://openalex.org/W1994996301","doi":"https://doi.org/10.1109/sbcci.2012.6344452","title":"NSP kernel finder - A methodology to find and to build non-series-parallel transistor arrangements","display_name":"NSP kernel finder - A methodology to find and to build non-series-parallel transistor arrangements","publication_year":2012,"publication_date":"2012-08-01","ids":{"openalex":"https://openalex.org/W1994996301","doi":"https://doi.org/10.1109/sbcci.2012.6344452","mag":"1994996301"},"language":"en","primary_location":{"id":"doi:10.1109/sbcci.2012.6344452","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sbcci.2012.6344452","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 25th Symposium on Integrated Circuits and Systems Design (SBCCI)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5031641596","display_name":"Vinicius N. Possani","orcid":"https://orcid.org/0000-0003-4334-1174"},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Vinicius N. Possani","raw_affiliation_strings":["Group of Architectures and Integrated Circuits-GACI, Federal University of Pelotas-UFPel, Pelotas, Brazil","Group of Architectures and Integrated Circuits (GACI), Federal University of Pelotas - UFPel, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Group of Architectures and Integrated Circuits-GACI, Federal University of Pelotas-UFPel, Pelotas, Brazil","institution_ids":["https://openalex.org/I169248161"]},{"raw_affiliation_string":"Group of Architectures and Integrated Circuits (GACI), Federal University of Pelotas - UFPel, Brazil","institution_ids":["https://openalex.org/I169248161"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068796829","display_name":"Felipe Marques","orcid":"https://orcid.org/0000-0003-1318-9992"},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Felipe S. Marques","raw_affiliation_strings":["Group of Architectures and Integrated Circuits-GACI, Federal University of Pelotas-UFPel, Pelotas, Brazil","Group of Architectures and Integrated Circuits (GACI), Federal University of Pelotas - UFPel, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Group of Architectures and Integrated Circuits-GACI, Federal University of Pelotas-UFPel, Pelotas, Brazil","institution_ids":["https://openalex.org/I169248161"]},{"raw_affiliation_string":"Group of Architectures and Integrated Circuits (GACI), Federal University of Pelotas - UFPel, Brazil","institution_ids":["https://openalex.org/I169248161"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014303947","display_name":"Leomar S. da Rosa","orcid":"https://orcid.org/0000-0002-7150-5685"},"institutions":[{"id":"https://openalex.org/I169248161","display_name":"Universidade Federal de Pelotas","ror":"https://ror.org/05msy9z54","country_code":"BR","type":"education","lineage":["https://openalex.org/I169248161"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Leomar S. da Rosa Junior","raw_affiliation_strings":["Group of Architectures and Integrated Circuits-GACI, Federal University of Pelotas-UFPel, Pelotas, Brazil","Group of Architectures and Integrated Circuits (GACI), Federal University of Pelotas - UFPel, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Group of Architectures and Integrated Circuits-GACI, Federal University of Pelotas-UFPel, Pelotas, Brazil","institution_ids":["https://openalex.org/I169248161"]},{"raw_affiliation_string":"Group of Architectures and Integrated Circuits (GACI), Federal University of Pelotas - UFPel, Brazil","institution_ids":["https://openalex.org/I169248161"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5105354099","display_name":"Vinicius Callegaro","orcid":null},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Vinicius Callegaro","raw_affiliation_strings":["PPGC-Institute of Informatics, Federal University of Rio Grande do Sul, Porto Alegre, Brazil","PPGC --- Institute of Informatics, Federal University of Rio Grande do Sul UFRGS, Porto Alegre, Brazil#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"PPGC-Institute of Informatics, Federal University of Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]},{"raw_affiliation_string":"PPGC --- Institute of Informatics, Federal University of Rio Grande do Sul UFRGS, Porto Alegre, Brazil#TAB#","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065397615","display_name":"Andr\u00e9 I. Reis","orcid":"https://orcid.org/0000-0002-3118-8160"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Andre I. Reis","raw_affiliation_strings":["PPGC-Institute of Informatics, Federal University of Rio Grande do Sul, Porto Alegre, Brazil","PPGC --- Institute of Informatics, Federal University of Rio Grande do Sul UFRGS, Porto Alegre, Brazil#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"PPGC-Institute of Informatics, Federal University of Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]},{"raw_affiliation_string":"PPGC --- Institute of Informatics, Federal University of Rio Grande do Sul UFRGS, Porto Alegre, Brazil#TAB#","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5090563366","display_name":"Renato P. Ribas","orcid":"https://orcid.org/0000-0002-9895-7489"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Renato P. Ribas","raw_affiliation_strings":["PPGC-Institute of Informatics, Federal University of Rio Grande do Sul, Porto Alegre, Brazil","PPGC --- Institute of Informatics, Federal University of Rio Grande do Sul UFRGS, Porto Alegre, Brazil#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"PPGC-Institute of Informatics, Federal University of Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]},{"raw_affiliation_string":"PPGC --- Institute of Informatics, Federal University of Rio Grande do Sul UFRGS, Porto Alegre, Brazil#TAB#","institution_ids":["https://openalex.org/I130442723"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6018794775009155},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.5527502298355103},{"id":"https://openalex.org/keywords/series","display_name":"Series (stratigraphy)","score":0.5304170250892639},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5137878060340881},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5025396347045898},{"id":"https://openalex.org/keywords/kernel","display_name":"Kernel (algebra)","score":0.4501790404319763},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.44804298877716064},{"id":"https://openalex.org/keywords/boolean-function","display_name":"Boolean function","score":0.44324690103530884},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.3865024447441101},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3793775141239166},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3122416138648987},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.29501545429229736},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2897419035434723},{"id":"https://openalex.org/keywords/discrete-mathematics","display_name":"Discrete mathematics","score":0.20786061882972717},{"id":"https://openalex.org/keywords/combinatorics","display_name":"Combinatorics","score":0.16487634181976318},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.08641481399536133}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6018794775009155},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.5527502298355103},{"id":"https://openalex.org/C143724316","wikidata":"https://www.wikidata.org/wiki/Q312468","display_name":"Series (stratigraphy)","level":2,"score":0.5304170250892639},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5137878060340881},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5025396347045898},{"id":"https://openalex.org/C74193536","wikidata":"https://www.wikidata.org/wiki/Q574844","display_name":"Kernel (algebra)","level":2,"score":0.4501790404319763},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.44804298877716064},{"id":"https://openalex.org/C187455244","wikidata":"https://www.wikidata.org/wiki/Q942353","display_name":"Boolean function","level":2,"score":0.44324690103530884},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3865024447441101},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3793775141239166},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3122416138648987},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.29501545429229736},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2897419035434723},{"id":"https://openalex.org/C118615104","wikidata":"https://www.wikidata.org/wiki/Q121416","display_name":"Discrete mathematics","level":1,"score":0.20786061882972717},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.16487634181976318},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.08641481399536133},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/sbcci.2012.6344452","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sbcci.2012.6344452","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 25th Symposium on Integrated Circuits and Systems Design (SBCCI)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1511688816","https://openalex.org/W2015987974","https://openalex.org/W2031298013","https://openalex.org/W2033704098","https://openalex.org/W2040537281","https://openalex.org/W2055005167","https://openalex.org/W2087907893","https://openalex.org/W2105761964","https://openalex.org/W2141516637","https://openalex.org/W2143643276","https://openalex.org/W2144613608","https://openalex.org/W2151525909","https://openalex.org/W2159683499","https://openalex.org/W2170230760","https://openalex.org/W6630623413","https://openalex.org/W6664312727"],"related_works":["https://openalex.org/W4283025278","https://openalex.org/W2082432309","https://openalex.org/W817174743","https://openalex.org/W4254559750","https://openalex.org/W2050492524","https://openalex.org/W2998315020","https://openalex.org/W3016208414","https://openalex.org/W2104790384","https://openalex.org/W4254068099","https://openalex.org/W1976665945"],"abstract_inverted_index":{"The":[0,35,100],"transistor":[1,98,147],"arrangement":[2,78],"optimization":[3],"is":[4],"an":[5,25],"effective":[6],"possibility":[7],"to":[8,22,39,46,117,129,141],"improve":[9],"logic":[10],"gates":[11],"and,":[12],"consequently,":[13],"VLSI":[14],"design.":[15],"This":[16],"paper":[17],"presents":[18],"a":[19,48,76,96,156],"graph-based":[20],"methodology":[21],"determine":[23,142],"if":[24,67],"ISOP":[26,45,90],"may":[27,91],"be":[28,92],"implemented":[29,94],"in":[30,149],"non-series-parallel":[31],"(NSP)":[32],"switch":[33],"arrangement.":[34],"proposed":[36,126],"method":[37,127,138],"aims":[38],"combine":[40],"the":[41,51,54,57,61,68,72,87,105,113,118,125,137,152],"cubes":[42,55],"of":[43,75,107,151,158],"such":[44],"build":[47],"graph":[49,70],"where":[50],"vertices":[52,62],"represent":[53],"and":[56,79,112],"edges":[58],"exist":[59],"whether":[60],"have":[63],"common":[64],"literals.":[65],"Hence,":[66],"obtained":[69],"has":[71,82],"same":[73],"topology":[74],"\u2018bridge\u2019":[77],"each":[80],"cube":[81],"all":[83],"literals":[84],"shared":[85],"through":[86,95],"edges,":[88],"this":[89],"efficiently":[93],"NSP":[97,146],"network.":[99],"experiments":[101,122],"were":[102,115],"performed":[103],"over":[104],"set":[106,157],"4-input":[108],"P-class":[109],"Boolean":[110],"functions,":[111],"results":[114],"compared":[116],"Moore's":[119],"catalog.":[120],"These":[121],"demonstrate":[123],"that":[124],"tends":[128],"deliver":[130],"optimal":[131],"solutions":[132],"for":[133],"unate":[134],"functions.":[135,160],"Moreover,":[136],"was":[139],"able":[140],"equivalent":[143],"SP":[144],"or":[145],"arrangements":[148],"82.69%":[150],"cases":[153],"when":[154],"considering":[155],"non-unate":[159]},"counts_by_year":[{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":3}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}