{"id":"https://openalex.org/W2033980463","doi":"https://doi.org/10.1109/sbcci.2012.6344426","title":"Yield optimization for low power current controlled current conveyor","display_name":"Yield optimization for low power current controlled current conveyor","publication_year":2012,"publication_date":"2012-08-01","ids":{"openalex":"https://openalex.org/W2033980463","doi":"https://doi.org/10.1109/sbcci.2012.6344426","mag":"2033980463"},"language":"en","primary_location":{"id":"doi:10.1109/sbcci.2012.6344426","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sbcci.2012.6344426","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 25th Symposium on Integrated Circuits and Systems Design (SBCCI)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5060396811","display_name":"Zia Abbas","orcid":"https://orcid.org/0000-0002-3747-3640"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Zia Abbas","raw_affiliation_strings":["University of Roma La Sapienza, Rome, Italy","University of Rome \u201cLa Sapienza\u201d, Via Eudossiana 18, 00184, Italy"],"affiliations":[{"raw_affiliation_string":"University of Roma La Sapienza, Rome, Italy","institution_ids":["https://openalex.org/I861853513"]},{"raw_affiliation_string":"University of Rome \u201cLa Sapienza\u201d, Via Eudossiana 18, 00184, Italy","institution_ids":["https://openalex.org/I861853513"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033221145","display_name":"M. N. Yakupov","orcid":null},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]},{"id":"https://openalex.org/I4210116354","display_name":"MunEDA (Germany)","ror":"https://ror.org/027pe7w88","country_code":"DE","type":"company","lineage":["https://openalex.org/I4210116354"]}],"countries":["DE","IT"],"is_corresponding":false,"raw_author_name":"Marat Yakupov","raw_affiliation_strings":["MunEDA GmbH, Munich, Germany","University of Rome \u201cLa Sapienza\u201d, Via Eudossiana 18, 00184, Italy"],"affiliations":[{"raw_affiliation_string":"MunEDA GmbH, Munich, Germany","institution_ids":["https://openalex.org/I4210116354"]},{"raw_affiliation_string":"University of Rome \u201cLa Sapienza\u201d, Via Eudossiana 18, 00184, Italy","institution_ids":["https://openalex.org/I861853513"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067054447","display_name":"Mauro Olivieri","orcid":"https://orcid.org/0000-0002-0214-9904"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Nauro Olivieri","raw_affiliation_strings":["University of Roma La Sapienza, Rome, Italy","University of Rome \u201cLa Sapienza\u201d, Via Eudossiana 18, 00184, Italy"],"affiliations":[{"raw_affiliation_string":"University of Roma La Sapienza, Rome, Italy","institution_ids":["https://openalex.org/I861853513"]},{"raw_affiliation_string":"University of Rome \u201cLa Sapienza\u201d, Via Eudossiana 18, 00184, Italy","institution_ids":["https://openalex.org/I861853513"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040151658","display_name":"Andreas Ripp","orcid":null},"institutions":[{"id":"https://openalex.org/I4210116354","display_name":"MunEDA (Germany)","ror":"https://ror.org/027pe7w88","country_code":"DE","type":"company","lineage":["https://openalex.org/I4210116354"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Andreas Ripp","raw_affiliation_strings":["MunEDA GmbH, Munich, Germany","MunEDA GmbH, Stefan George Ring 29, 81929, Munich, Germany"],"affiliations":[{"raw_affiliation_string":"MunEDA GmbH, Munich, Germany","institution_ids":["https://openalex.org/I4210116354"]},{"raw_affiliation_string":"MunEDA GmbH, Stefan George Ring 29, 81929, Munich, Germany","institution_ids":["https://openalex.org/I4210116354"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5029708774","display_name":"Gunter Strobe","orcid":null},"institutions":[{"id":"https://openalex.org/I4210116354","display_name":"MunEDA (Germany)","ror":"https://ror.org/027pe7w88","country_code":"DE","type":"company","lineage":["https://openalex.org/I4210116354"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Gunter Strobe","raw_affiliation_strings":["MunEDA GmbH, Munich, Germany","MunEDA GmbH, Stefan George Ring 29, 81929, Munich, Germany"],"affiliations":[{"raw_affiliation_string":"MunEDA GmbH, Munich, Germany","institution_ids":["https://openalex.org/I4210116354"]},{"raw_affiliation_string":"MunEDA GmbH, Stefan George Ring 29, 81929, Munich, Germany","institution_ids":["https://openalex.org/I4210116354"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5060396811"],"corresponding_institution_ids":["https://openalex.org/I861853513"],"apc_list":null,"apc_paid":null,"fwci":0.8289,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.73394596,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.6970499157905579},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6509122848510742},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6454100012779236},{"id":"https://openalex.org/keywords/current-conveyor","display_name":"Current conveyor","score":0.5813211798667908},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.5791986584663391},{"id":"https://openalex.org/keywords/process-corners","display_name":"Process corners","score":0.505429744720459},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.5040532350540161},{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.4642643928527832},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.45905032753944397},{"id":"https://openalex.org/keywords/linearity","display_name":"Linearity","score":0.44125232100486755},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4334980249404907},{"id":"https://openalex.org/keywords/power-optimization","display_name":"Power optimization","score":0.43307697772979736},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.430819571018219},{"id":"https://openalex.org/keywords/semiconductor-device-modeling","display_name":"Semiconductor device modeling","score":0.42577263712882996},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.4254401922225952},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4069860279560089},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.38402068614959717},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.3488459587097168},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3322945237159729},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.24471428990364075},{"id":"https://openalex.org/keywords/resistor","display_name":"Resistor","score":0.16270026564598083}],"concepts":[{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.6970499157905579},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6509122848510742},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6454100012779236},{"id":"https://openalex.org/C110252649","wikidata":"https://www.wikidata.org/wiki/Q5195095","display_name":"Current conveyor","level":4,"score":0.5813211798667908},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.5791986584663391},{"id":"https://openalex.org/C192615534","wikidata":"https://www.wikidata.org/wiki/Q7247268","display_name":"Process corners","level":3,"score":0.505429744720459},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.5040532350540161},{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.4642643928527832},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.45905032753944397},{"id":"https://openalex.org/C77170095","wikidata":"https://www.wikidata.org/wiki/Q1753188","display_name":"Linearity","level":2,"score":0.44125232100486755},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4334980249404907},{"id":"https://openalex.org/C168292644","wikidata":"https://www.wikidata.org/wiki/Q10860336","display_name":"Power optimization","level":4,"score":0.43307697772979736},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.430819571018219},{"id":"https://openalex.org/C4775677","wikidata":"https://www.wikidata.org/wiki/Q7449393","display_name":"Semiconductor device modeling","level":3,"score":0.42577263712882996},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.4254401922225952},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4069860279560089},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.38402068614959717},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.3488459587097168},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3322945237159729},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.24471428990364075},{"id":"https://openalex.org/C137488568","wikidata":"https://www.wikidata.org/wiki/Q5321","display_name":"Resistor","level":3,"score":0.16270026564598083},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/sbcci.2012.6344426","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sbcci.2012.6344426","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 25th Symposium on Integrated Circuits and Systems Design (SBCCI)","raw_type":"proceedings-article"},{"id":"pmh:oai:iris.uniroma1.it:11573/530581","is_oa":false,"landing_page_url":"http://hdl.handle.net/11573/530581","pdf_url":null,"source":{"id":"https://openalex.org/S4377196107","display_name":"IRIS Research product catalog (Sapienza University of Rome)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8799999952316284}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W173515226","https://openalex.org/W342098007","https://openalex.org/W1969423740","https://openalex.org/W1985691370","https://openalex.org/W2007617229","https://openalex.org/W2050676600","https://openalex.org/W2079646965","https://openalex.org/W2094569001","https://openalex.org/W2101813923","https://openalex.org/W2121456807","https://openalex.org/W2134241880","https://openalex.org/W2142024558","https://openalex.org/W2164889230","https://openalex.org/W2167781025","https://openalex.org/W2171983493","https://openalex.org/W2886984531","https://openalex.org/W3203011645","https://openalex.org/W4237482588","https://openalex.org/W6607115864","https://openalex.org/W6611584715","https://openalex.org/W6685349234","https://openalex.org/W6694063722"],"related_works":["https://openalex.org/W2082611011","https://openalex.org/W2542723386","https://openalex.org/W3023310996","https://openalex.org/W2391177014","https://openalex.org/W1987286277","https://openalex.org/W1990535547","https://openalex.org/W2116122398","https://openalex.org/W2097451288","https://openalex.org/W2350410708","https://openalex.org/W2009503188"],"abstract_inverted_index":{"Due":[0],"to":[1,76,171],"increasing":[2],"CMOS":[3,125],"process":[4,131],"variability,":[5],"optimization":[6,50,146],"for":[7,51],"yield":[8,49],"has":[9,96,118,167],"become":[10],"one":[11],"of":[12,35,99,114,175],"the":[13,32,41,48,97,152,173,176],"crucial":[14],"tasks":[15],"in":[16,22,70,121],"Integrated":[17],"Circuit":[18],"(IC)":[19],"design":[20,74],"especially":[21],"analog":[23,72],"IC":[24,42],"design.":[25],"This":[26,45],"variability":[27],"is":[28],"getting":[29,67],"worse":[30],"with":[31,135,139],"continuous":[33],"scaling":[34],"device":[36],"dimensions":[37],"and":[38,90,145],"therefore":[39],"degrades":[40],"fabrication":[43],"outcome.":[44],"paper":[46],"presents":[47],"low":[52],"power":[53,88],"second":[54],"generation":[55],"dual":[56],"output":[57],"current":[58,60,71],"controlled":[59],"conveyor":[61],"(DOCCCII).":[62],"Current":[63],"conveyors":[64],"(CC)":[65],"are":[66],"significant":[68],"attention":[69],"ICs":[73],"due":[75],"their":[77],"higher":[78],"band-width,":[79],"greater":[80],"linearity,":[81],"larger":[82],"dynamic":[83],"range,":[84],"simpler":[85],"circuitry,":[86],"lower":[87],"consumption":[89],"less":[91],"chip":[92],"area.":[93],"Moreover":[94],"CCCII":[95],"advantage":[98],"electronic":[100],"tunability":[101],"at":[102,159],"its":[103],"intrinsic":[104],"resistance":[105],"terminal":[106],"via":[107],"a":[108],"bias":[109],"current.":[110],"The":[111],"net":[112],"list":[113],"given":[115],"DOCCCII":[116],"circuit":[117],"been":[119,149,169],"simulated":[120],"Eldo":[122],"using":[123,151],"65nm":[124],"mixed":[126],"signal":[127],"Low-K":[128],"IMD":[129],"TSMC":[130],"development":[132],"kit":[133],"(PDK)":[134],"\u00b10.6V,":[136],"low-Vt":[137],"devices":[138],"statistical":[140],"models.":[141],"All":[142],"verification,":[143],"sizing":[144],"analysis":[147,166],"have":[148],"performed":[150,170],"commercially":[153],"available":[154],"WiCkeD":[155],"toolset":[156],"from":[157],"MunEDA":[158],"worst":[160],"case":[161],"operating":[162],"conditions.":[163],"Monte":[164],"Carlo":[165],"also":[168],"verify":[172],"robustness":[174],"circuit.":[177]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2013,"cited_by_count":2}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}