{"id":"https://openalex.org/W1978601196","doi":"https://doi.org/10.1109/sbcci.2012.6344424","title":"Design-oriented delay model for CMOS inverter","display_name":"Design-oriented delay model for CMOS inverter","publication_year":2012,"publication_date":"2012-08-01","ids":{"openalex":"https://openalex.org/W1978601196","doi":"https://doi.org/10.1109/sbcci.2012.6344424","mag":"1978601196"},"language":"en","primary_location":{"id":"doi:10.1109/sbcci.2012.6344424","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sbcci.2012.6344424","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 25th Symposium on Integrated Circuits and Systems Design (SBCCI)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010444815","display_name":"Felipe S. Marranghello","orcid":"https://orcid.org/0000-0002-5368-6750"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Felipe S. Marranghello","raw_affiliation_strings":["Institute of Informatics, PGMICRO, Federal University of Rio Grande do Sul, Porto Alegre, Brazil","Institute of Informatics, PGMICRO, Federal University of Rio Grande do Sul (UFRGS), Porto Alegre, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Informatics, PGMICRO, Federal University of Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]},{"raw_affiliation_string":"Institute of Informatics, PGMICRO, Federal University of Rio Grande do Sul (UFRGS), Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065397615","display_name":"Andr\u00e9 I. Reis","orcid":"https://orcid.org/0000-0002-3118-8160"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Andre I. Reis","raw_affiliation_strings":["Institute of Informatics, PGMICRO, Federal University of Rio Grande do Sul, Porto Alegre, Brazil","Institute of Informatics, PGMICRO, Federal University of Rio Grande do Sul (UFRGS), Porto Alegre, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Informatics, PGMICRO, Federal University of Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]},{"raw_affiliation_string":"Institute of Informatics, PGMICRO, Federal University of Rio Grande do Sul (UFRGS), Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5090563366","display_name":"Renato P. Ribas","orcid":"https://orcid.org/0000-0002-9895-7489"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Renato P. Ribas","raw_affiliation_strings":["Institute of Informatics, PGMICRO, Federal University of Rio Grande do Sul, Porto Alegre, Brazil","Institute of Informatics, PGMICRO, Federal University of Rio Grande do Sul (UFRGS), Porto Alegre, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Informatics, PGMICRO, Federal University of Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]},{"raw_affiliation_string":"Institute of Informatics, PGMICRO, Federal University of Rio Grande do Sul (UFRGS), Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I130442723"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"37","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/inverter","display_name":"Inverter","score":0.8260199427604675},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7003709077835083},{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.6981403827667236},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.6040661931037903},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5509053468704224},{"id":"https://openalex.org/keywords/velocity-saturation","display_name":"Velocity saturation","score":0.5010795593261719},{"id":"https://openalex.org/keywords/semiconductor-device-modeling","display_name":"Semiconductor device modeling","score":0.4464864730834961},{"id":"https://openalex.org/keywords/coupling","display_name":"Coupling (piping)","score":0.4433426856994629},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.43733930587768555},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.41128429770469666},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.29070866107940674},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2689157724380493},{"id":"https://openalex.org/keywords/mosfet","display_name":"MOSFET","score":0.24112415313720703},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1645965576171875},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.11721885204315186}],"concepts":[{"id":"https://openalex.org/C11190779","wikidata":"https://www.wikidata.org/wiki/Q664575","display_name":"Inverter","level":3,"score":0.8260199427604675},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7003709077835083},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.6981403827667236},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.6040661931037903},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5509053468704224},{"id":"https://openalex.org/C187370908","wikidata":"https://www.wikidata.org/wiki/Q7426597","display_name":"Velocity saturation","level":5,"score":0.5010795593261719},{"id":"https://openalex.org/C4775677","wikidata":"https://www.wikidata.org/wiki/Q7449393","display_name":"Semiconductor device modeling","level":3,"score":0.4464864730834961},{"id":"https://openalex.org/C131584629","wikidata":"https://www.wikidata.org/wiki/Q4308705","display_name":"Coupling (piping)","level":2,"score":0.4433426856994629},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.43733930587768555},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.41128429770469666},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.29070866107940674},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2689157724380493},{"id":"https://openalex.org/C2778413303","wikidata":"https://www.wikidata.org/wiki/Q210793","display_name":"MOSFET","level":4,"score":0.24112415313720703},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1645965576171875},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.11721885204315186},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/sbcci.2012.6344424","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sbcci.2012.6344424","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 25th Symposium on Integrated Circuits and Systems Design (SBCCI)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.7900000214576721,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":40,"referenced_works":["https://openalex.org/W2000348537","https://openalex.org/W2011347072","https://openalex.org/W2022892565","https://openalex.org/W2042040159","https://openalex.org/W2051302843","https://openalex.org/W2054878065","https://openalex.org/W2055510065","https://openalex.org/W2069345435","https://openalex.org/W2071693325","https://openalex.org/W2086056290","https://openalex.org/W2098352262","https://openalex.org/W2099825461","https://openalex.org/W2100272847","https://openalex.org/W2108640013","https://openalex.org/W2108695529","https://openalex.org/W2108923470","https://openalex.org/W2118477157","https://openalex.org/W2118866588","https://openalex.org/W2123597521","https://openalex.org/W2125778215","https://openalex.org/W2126715110","https://openalex.org/W2128107124","https://openalex.org/W2129305518","https://openalex.org/W2134067926","https://openalex.org/W2134838288","https://openalex.org/W2137757224","https://openalex.org/W2145750057","https://openalex.org/W2146665824","https://openalex.org/W2155255532","https://openalex.org/W2161300695","https://openalex.org/W2162128287","https://openalex.org/W2162524028","https://openalex.org/W2164012847","https://openalex.org/W2166109397","https://openalex.org/W2172268513","https://openalex.org/W3014473719","https://openalex.org/W4246775661","https://openalex.org/W4247248094","https://openalex.org/W6680572449","https://openalex.org/W6775559581"],"related_works":["https://openalex.org/W2945285759","https://openalex.org/W4399527091","https://openalex.org/W2798321569","https://openalex.org/W4396689053","https://openalex.org/W2057436168","https://openalex.org/W2615278662","https://openalex.org/W1989032443","https://openalex.org/W2228479887","https://openalex.org/W3017875478","https://openalex.org/W3099527205"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,13,69],"new":[4],"design":[5],"oriented":[6],"model":[7,17,67],"for":[8,45],"estimating":[9],"the":[10,19],"delay":[11],"of":[12,21,72,85],"CMOS":[14],"inverter.":[15],"The":[16],"considers":[18],"impact":[20],"input":[22,73],"transition":[23],"time,":[24],"input-to-output":[25],"coupling":[26],"capacitance,":[27],"and":[28,37,75],"physical":[29],"effects":[30],"such":[31],"as":[32],"drain-induced":[33],"barrier":[34],"lowering":[35],"(DIBL)":[36],"velocity":[38],"saturation.":[39],"Thus,":[40],"it":[41],"is":[42],"quite":[43],"suitable":[44],"nanometer":[46],"technologies.":[47],"Moreover,":[48],"no":[49],"fitting":[50],"parameters":[51],"are":[52,55],"required.":[53],"Results":[54],"in":[56,87],"very":[57],"good":[58],"agreement":[59],"with":[60],"HSPICE":[61,90],"simulations":[62],"based":[63],"on":[64],"BSIM4":[65],"transistor":[66],"over":[68],"wide":[70],"range":[71],"slopes":[74],"output":[76],"loads,":[77],"considering":[78],"different":[79],"inverter":[80],"configurations.":[81],"An":[82],"average":[83],"error":[84],"3%":[86],"correlation":[88],"to":[89],"has":[91],"been":[92],"attained.":[93]},"counts_by_year":[{"year":2021,"cited_by_count":2},{"year":2013,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}