{"id":"https://openalex.org/W4256225175","doi":"https://doi.org/10.1109/sbcci.2003.1232843","title":"Dynamic reconfiguration behavior using generic FPGAs and FPIDs","display_name":"Dynamic reconfiguration behavior using generic FPGAs and FPIDs","publication_year":2004,"publication_date":"2004-01-23","ids":{"openalex":"https://openalex.org/W4256225175","doi":"https://doi.org/10.1109/sbcci.2003.1232843"},"language":"en","primary_location":{"id":"doi:10.1109/sbcci.2003.1232843","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sbcci.2003.1232843","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"16th Symposium on Integrated Circuits and Systems Design, 2003. SBCCI 2003. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5053687541","display_name":"R.L. Zuim","orcid":null},"institutions":[{"id":"https://openalex.org/I170935008","display_name":"Pontif\u00edcia Universidade Cat\u00f3lica de Minas Gerais","ror":"https://ror.org/03j1rr444","country_code":"BR","type":"education","lineage":["https://openalex.org/I170935008"]},{"id":"https://openalex.org/I4210155391","display_name":"Departamento de Ci\u00eancia e Tecnologia","ror":"https://ror.org/04p280284","country_code":"BR","type":"government","lineage":["https://openalex.org/I4210155391"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"R.L. Zuim","raw_affiliation_strings":["Departamento de Ci\u00eancia da Computa\u00e7\u00e3o, PUC-MG, Brazil","LECOM-Departamento de Ci\u00eancia da Computa\u00e7\u00e3o, UFMG, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Departamento de Ci\u00eancia da Computa\u00e7\u00e3o, PUC-MG, Brazil","institution_ids":["https://openalex.org/I170935008"]},{"raw_affiliation_string":"LECOM-Departamento de Ci\u00eancia da Computa\u00e7\u00e3o, UFMG, Brazil","institution_ids":["https://openalex.org/I4210155391"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5114091776","display_name":"C.J.N.C. Junior","orcid":null},"institutions":[{"id":"https://openalex.org/I4210155391","display_name":"Departamento de Ci\u00eancia e Tecnologia","ror":"https://ror.org/04p280284","country_code":"BR","type":"government","lineage":["https://openalex.org/I4210155391"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"C.J.N.C. Junior","raw_affiliation_strings":["LECOM-Departamento de Ci\u00eancia da Computa\u00e7\u00e3o, UFMG, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LECOM-Departamento de Ci\u00eancia da Computa\u00e7\u00e3o, UFMG, Brazil","institution_ids":["https://openalex.org/I4210155391"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043130726","display_name":"L.F.E. Moreira","orcid":null},"institutions":[{"id":"https://openalex.org/I4210155391","display_name":"Departamento de Ci\u00eancia e Tecnologia","ror":"https://ror.org/04p280284","country_code":"BR","type":"government","lineage":["https://openalex.org/I4210155391"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"L.F.E. Moreira","raw_affiliation_strings":["LECOM-Departamento de Ci\u00eancia da Computa\u00e7\u00e3o, UFMG, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LECOM-Departamento de Ci\u00eancia da Computa\u00e7\u00e3o, UFMG, Brazil","institution_ids":["https://openalex.org/I4210155391"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049431425","display_name":"A.O. Fernandes","orcid":null},"institutions":[{"id":"https://openalex.org/I4210155391","display_name":"Departamento de Ci\u00eancia e Tecnologia","ror":"https://ror.org/04p280284","country_code":"BR","type":"government","lineage":["https://openalex.org/I4210155391"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"A.O. Fernandes","raw_affiliation_strings":["LECOM-Departamento de Ci\u00eancia da Computa\u00e7\u00e3o, UFMG, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LECOM-Departamento de Ci\u00eancia da Computa\u00e7\u00e3o, UFMG, Brazil","institution_ids":["https://openalex.org/I4210155391"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053328434","display_name":"J.M. da Mata","orcid":null},"institutions":[{"id":"https://openalex.org/I4210155391","display_name":"Departamento de Ci\u00eancia e Tecnologia","ror":"https://ror.org/04p280284","country_code":"BR","type":"government","lineage":["https://openalex.org/I4210155391"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"J.M. da Mata","raw_affiliation_strings":["LECOM-Departamento de Ci\u00eancia da Computa\u00e7\u00e3o, UFMG, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LECOM-Departamento de Ci\u00eancia da Computa\u00e7\u00e3o, UFMG, Brazil","institution_ids":["https://openalex.org/I4210155391"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5031310744","display_name":"D.C. da Silva","orcid":"https://orcid.org/0000-0003-3954-338X"},"institutions":[{"id":"https://openalex.org/I4210155391","display_name":"Departamento de Ci\u00eancia e Tecnologia","ror":"https://ror.org/04p280284","country_code":"BR","type":"government","lineage":["https://openalex.org/I4210155391"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"D.C. da Silva","raw_affiliation_strings":["LECOM-Departamento de Ci\u00eancia da Computa\u00e7\u00e3o, UFMG, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LECOM-Departamento de Ci\u00eancia da Computa\u00e7\u00e3o, UFMG, Brazil","institution_ids":["https://openalex.org/I4210155391"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5053687541"],"corresponding_institution_ids":["https://openalex.org/I170935008","https://openalex.org/I4210155391"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.41544477,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"289","last_page":"294"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9674000144004822,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9564999938011169,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.941169798374176},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.9094817638397217},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.7093197107315063},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6831623315811157},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.6765520572662354},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6589065790176392},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.6230508089065552},{"id":"https://openalex.org/keywords/simple-programmable-logic-device","display_name":"Simple programmable logic device","score":0.6051199436187744},{"id":"https://openalex.org/keywords/programmable-array-logic","display_name":"Programmable Array Logic","score":0.5980128049850464},{"id":"https://openalex.org/keywords/macrocell-array","display_name":"Macrocell array","score":0.57822585105896},{"id":"https://openalex.org/keywords/erasable-programmable-logic-device","display_name":"Erasable programmable logic device","score":0.5496575832366943},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5257506966590881},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5127928853034973},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.5093427896499634},{"id":"https://openalex.org/keywords/programmable-logic-array","display_name":"Programmable logic array","score":0.49847936630249023},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4143194854259491},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3790319859981537},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.35128000378608704},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.1670336127281189},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.0906742513179779}],"concepts":[{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.941169798374176},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.9094817638397217},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.7093197107315063},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6831623315811157},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.6765520572662354},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6589065790176392},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.6230508089065552},{"id":"https://openalex.org/C34370810","wikidata":"https://www.wikidata.org/wiki/Q3961319","display_name":"Simple programmable logic device","level":5,"score":0.6051199436187744},{"id":"https://openalex.org/C113323844","wikidata":"https://www.wikidata.org/wiki/Q1378651","display_name":"Programmable Array Logic","level":5,"score":0.5980128049850464},{"id":"https://openalex.org/C142278197","wikidata":"https://www.wikidata.org/wiki/Q4284934","display_name":"Macrocell array","level":5,"score":0.57822585105896},{"id":"https://openalex.org/C110050671","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Erasable programmable logic device","level":5,"score":0.5496575832366943},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5257506966590881},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5127928853034973},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.5093427896499634},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.49847936630249023},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4143194854259491},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3790319859981537},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.35128000378608704},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.1670336127281189},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0906742513179779},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/sbcci.2003.1232843","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sbcci.2003.1232843","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"16th Symposium on Integrated Circuits and Systems Design, 2003. SBCCI 2003. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1595904496","https://openalex.org/W1597088765","https://openalex.org/W2113537458","https://openalex.org/W2141605988","https://openalex.org/W2146036052","https://openalex.org/W3208924829","https://openalex.org/W6635780974","https://openalex.org/W6681564531"],"related_works":["https://openalex.org/W1528933814","https://openalex.org/W3013792460","https://openalex.org/W3117015220","https://openalex.org/W2014165129","https://openalex.org/W1904803855","https://openalex.org/W3022525969","https://openalex.org/W2376859467","https://openalex.org/W2466591189","https://openalex.org/W4389045693","https://openalex.org/W2054740893"],"abstract_inverted_index":{"Reconfigurable":[0],"computers":[1],"have":[2],"demonstrated":[3],"performance":[4],"advantages":[5],"over":[6],"general-purpose":[7],"processors":[8],"for":[9,47,59,78],"some":[10,15],"classes":[11],"of":[12,43,50],"problems.":[13],"However,":[14],"problems":[16],"need":[17],"hardware":[18],"changes":[19],"while":[20],"in":[21,38,54],"operation.":[22],"A":[23,41],"technique":[24],"where":[25],"a":[26,44,64,71],"dynamic":[27],"reconfiguration":[28],"behavior":[29],"was":[30,52],"achieved":[31],"using":[32],"generic":[33],"FPGA":[34,65],"devices":[35],"is":[36],"shown":[37],"this":[39],"work.":[40],"prototype":[42],"reconfigurable":[45],"tool":[46],"the":[48],"development":[49],"applications":[51],"implemented":[53],"PC104":[55],"(IEEE)":[56],"bus":[57],"format":[58],"embedded":[60],"applications.":[61],"It":[62],"uses":[63],"(field":[66,73],"programmable":[67,74],"gate":[68],"array)":[69],"and":[70,80],"FPID":[72],"interconnect":[75],"device)":[76],"responsible":[77],"logic":[79],"routing":[81],"respectively.":[82]},"counts_by_year":[],"updated_date":"2026-04-30T09:15:22.047038","created_date":"2025-10-10T00:00:00"}