{"id":"https://openalex.org/W1590106772","doi":"https://doi.org/10.1109/sbcci.2003.1232822","title":"Exclusion relation of k out of n and the synthesis of speed-independent circuits [asynchronous circuits]","display_name":"Exclusion relation of k out of n and the synthesis of speed-independent circuits [asynchronous circuits]","publication_year":2004,"publication_date":"2004-01-24","ids":{"openalex":"https://openalex.org/W1590106772","doi":"https://doi.org/10.1109/sbcci.2003.1232822","mag":"1590106772"},"language":"en","primary_location":{"id":"doi:10.1109/sbcci.2003.1232822","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sbcci.2003.1232822","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"16th Symposium on Integrated Circuits and Systems Design, 2003. SBCCI 2003. Proceedings.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5062824074","display_name":"Artur Pereira","orcid":"https://orcid.org/0000-0002-7099-1247"},"institutions":[{"id":"https://openalex.org/I60858718","display_name":"University of Aveiro","ror":"https://ror.org/00nt41z93","country_code":"PT","type":"education","lineage":["https://openalex.org/I60858718"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"A. Pereira","raw_affiliation_strings":["Departamento de Electr\u00f3nica e Telecomunica\u00e7 \u00f5es, Universidade de Aveiro, Aveiro, Portugal","Dept. de Electron. e Telecommun., Aveiro Univ., Portugal"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Departamento de Electr\u00f3nica e Telecomunica\u00e7 \u00f5es, Universidade de Aveiro, Aveiro, Portugal","institution_ids":["https://openalex.org/I60858718"]},{"raw_affiliation_string":"Dept. de Electron. e Telecommun., Aveiro Univ., Portugal","institution_ids":["https://openalex.org/I60858718"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004186476","display_name":"A R Borges","orcid":null},"institutions":[{"id":"https://openalex.org/I60858718","display_name":"University of Aveiro","ror":"https://ror.org/00nt41z93","country_code":"PT","type":"education","lineage":["https://openalex.org/I60858718"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"A.R. Borges","raw_affiliation_strings":["Departamento de Electr\u00f3nica e Telecomunica\u00e7 \u00f5es, Universidade de Aveiro, Aveiro, Portugal","Dept. de Electron. e Telecommun., Aveiro Univ., Portugal"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Departamento de Electr\u00f3nica e Telecomunica\u00e7 \u00f5es, Universidade de Aveiro, Aveiro, Portugal","institution_ids":["https://openalex.org/I60858718"]},{"raw_affiliation_string":"Dept. de Electron. e Telecommun., Aveiro Univ., Portugal","institution_ids":["https://openalex.org/I60858718"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110326669","display_name":"A. Ferrari","orcid":null},"institutions":[{"id":"https://openalex.org/I60858718","display_name":"University of Aveiro","ror":"https://ror.org/00nt41z93","country_code":"PT","type":"education","lineage":["https://openalex.org/I60858718"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"A. Ferrari","raw_affiliation_strings":["Departamento de Electr\u00f3nica e Telecomunica\u00e7 \u00f5es, Universidade de Aveiro, Aveiro, Portugal","Dept. de Electron. e Telecommun., Aveiro Univ., Portugal"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Departamento de Electr\u00f3nica e Telecomunica\u00e7 \u00f5es, Universidade de Aveiro, Aveiro, Portugal","institution_ids":["https://openalex.org/I60858718"]},{"raw_affiliation_string":"Dept. de Electron. e Telecommun., Aveiro Univ., Portugal","institution_ids":["https://openalex.org/I60858718"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I60858718"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.09423457,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"e80 d","issue":null,"first_page":"155","last_page":"159"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/semaphore","display_name":"Semaphore","score":0.9658536911010742},{"id":"https://openalex.org/keywords/mutual-exclusion","display_name":"Mutual exclusion","score":0.9182069897651672},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.8797601461410522},{"id":"https://openalex.org/keywords/relation","display_name":"Relation (database)","score":0.7144297957420349},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6749459505081177},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6726910471916199},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.6431102156639099},{"id":"https://openalex.org/keywords/component","display_name":"Component (thermodynamics)","score":0.546341061592102},{"id":"https://openalex.org/keywords/asynchronous-system","display_name":"Asynchronous system","score":0.45078882575035095},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.2536991834640503},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.14302021265029907},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.12637805938720703},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12194857001304626},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10634467005729675},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.0933387279510498},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.07364320755004883},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.05806490778923035}],"concepts":[{"id":"https://openalex.org/C95203288","wikidata":"https://www.wikidata.org/wiki/Q221682","display_name":"Semaphore","level":2,"score":0.9658536911010742},{"id":"https://openalex.org/C56348326","wikidata":"https://www.wikidata.org/wiki/Q1047554","display_name":"Mutual exclusion","level":2,"score":0.9182069897651672},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.8797601461410522},{"id":"https://openalex.org/C25343380","wikidata":"https://www.wikidata.org/wiki/Q277521","display_name":"Relation (database)","level":2,"score":0.7144297957420349},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6749459505081177},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6726910471916199},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.6431102156639099},{"id":"https://openalex.org/C168167062","wikidata":"https://www.wikidata.org/wiki/Q1117970","display_name":"Component (thermodynamics)","level":2,"score":0.546341061592102},{"id":"https://openalex.org/C7923308","wikidata":"https://www.wikidata.org/wiki/Q4812211","display_name":"Asynchronous system","level":5,"score":0.45078882575035095},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.2536991834640503},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.14302021265029907},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.12637805938720703},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12194857001304626},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10634467005729675},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.0933387279510498},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.07364320755004883},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.05806490778923035},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/sbcci.2003.1232822","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sbcci.2003.1232822","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"16th Symposium on Integrated Circuits and Systems Design, 2003. SBCCI 2003. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8100000023841858,"display_name":"Reduced inequalities","id":"https://metadata.un.org/sdg/10"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1491037212","https://openalex.org/W1554812212","https://openalex.org/W1996109622","https://openalex.org/W2160823654","https://openalex.org/W2168637839","https://openalex.org/W2537386175","https://openalex.org/W2911717499","https://openalex.org/W6629467162","https://openalex.org/W6683394555"],"related_works":["https://openalex.org/W4312516786","https://openalex.org/W2146990170","https://openalex.org/W2093992207","https://openalex.org/W2085028021","https://openalex.org/W1993985975","https://openalex.org/W3094139610","https://openalex.org/W2129978639","https://openalex.org/W304800142","https://openalex.org/W2388325543","https://openalex.org/W1590106772"],"abstract_inverted_index":{"The":[0],"mutual":[1,15],"exclusion":[2,16,36,60],"element":[3],"(mutex)":[4],"is":[5,78],"a":[6,14,46,55],"well-known":[7],"hardware":[8,56],"device":[9],"used":[10],"to":[11],"fairly":[12],"implement":[13],"relation":[17,37],"between":[18],"concurrent":[19],"entities,":[20],"for":[21],"instance":[22],"in":[23,67],"asynchronous":[24,73],"circuit":[25,47],"design.":[26],"In":[27],"this":[28,32,59,76],"paper":[29],"we":[30,63],"generalize":[31],"notion":[33],"introducing":[34],"the":[35,68],"of":[38,41,54,70],"k":[39],"out":[40],"n.":[42],"We":[43],"then":[44],"propose":[45],"construction,":[48],"built":[49],"up":[50],"from":[51],"mutex":[52],"elements,":[53],"component":[57,77],"implementing":[58],"relation.":[61],"Finally,":[62],"present":[64],"an":[65],"example,":[66],"field":[69],"speed":[71],"independent":[72],"circuits,":[74],"where":[75],"used.":[79]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}