{"id":"https://openalex.org/W4237934993","doi":"https://doi.org/10.1109/sbcci.2003.1232819","title":"A universal high-performance analog interface for signal processing SOCs","display_name":"A universal high-performance analog interface for signal processing SOCs","publication_year":2004,"publication_date":"2004-01-24","ids":{"openalex":"https://openalex.org/W4237934993","doi":"https://doi.org/10.1109/sbcci.2003.1232819"},"language":"en","primary_location":{"id":"doi:10.1109/sbcci.2003.1232819","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sbcci.2003.1232819","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"16th Symposium on Integrated Circuits and Systems Design, 2003. SBCCI 2003. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5086666939","display_name":"E.E. Fabris","orcid":null},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"E.E. Fabris","raw_affiliation_strings":["Informatics Institute, Universidade Federal do Rio Grande do Sul, Brazil"],"affiliations":[{"raw_affiliation_string":"Informatics Institute, Universidade Federal do Rio Grande do Sul, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010940648","display_name":"L. Carro","orcid":null},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"L. Carro","raw_affiliation_strings":["Informatics Institute, Universidade Federal do Rio Grande do Sul, Brazil"],"affiliations":[{"raw_affiliation_string":"Informatics Institute, Universidade Federal do Rio Grande do Sul, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5046426137","display_name":"S\u00e9rgio Bampi","orcid":"https://orcid.org/0000-0002-9018-6309"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"S. Bampi","raw_affiliation_strings":["Informatics Institute, Universidade Federal do Rio Grande do Sul, Brazil"],"affiliations":[{"raw_affiliation_string":"Informatics Institute, Universidade Federal do Rio Grande do Sul, Brazil","institution_ids":["https://openalex.org/I130442723"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5086666939"],"corresponding_institution_ids":["https://openalex.org/I130442723"],"apc_list":null,"apc_paid":null,"fwci":0.2861,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.65604757,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"1","issue":null,"first_page":"137","last_page":"142"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9923999905586243,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9886000156402588,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interfacing","display_name":"Interfacing","score":0.7310713529586792},{"id":"https://openalex.org/keywords/analog-multiplier","display_name":"Analog multiplier","score":0.643659234046936},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6404977440834045},{"id":"https://openalex.org/keywords/analog-device","display_name":"Analog device","score":0.6150280237197876},{"id":"https://openalex.org/keywords/field-programmable-analog-array","display_name":"Field-programmable analog array","score":0.5891042947769165},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.5771916508674622},{"id":"https://openalex.org/keywords/analog-signal","display_name":"Analog signal","score":0.5414971709251404},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.5260010957717896},{"id":"https://openalex.org/keywords/analog-signal-processing","display_name":"Analog signal processing","score":0.5136417746543884},{"id":"https://openalex.org/keywords/automation","display_name":"Automation","score":0.5039109587669373},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.502608060836792},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.4836203157901764},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.4455997347831726},{"id":"https://openalex.org/keywords/analog-computer","display_name":"Analog computer","score":0.43874385952949524},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.42402857542037964},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.40074294805526733},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3629980981349945},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.3018433451652527},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.24734079837799072},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.23973849415779114},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2272818684577942},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.17977145314216614}],"concepts":[{"id":"https://openalex.org/C2776303644","wikidata":"https://www.wikidata.org/wiki/Q1020499","display_name":"Interfacing","level":2,"score":0.7310713529586792},{"id":"https://openalex.org/C98142538","wikidata":"https://www.wikidata.org/wiki/Q485005","display_name":"Analog multiplier","level":4,"score":0.643659234046936},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6404977440834045},{"id":"https://openalex.org/C90711627","wikidata":"https://www.wikidata.org/wiki/Q3742408","display_name":"Analog device","level":4,"score":0.6150280237197876},{"id":"https://openalex.org/C149128552","wikidata":"https://www.wikidata.org/wiki/Q380201","display_name":"Field-programmable analog array","level":5,"score":0.5891042947769165},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.5771916508674622},{"id":"https://openalex.org/C13412647","wikidata":"https://www.wikidata.org/wiki/Q174948","display_name":"Analog signal","level":3,"score":0.5414971709251404},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.5260010957717896},{"id":"https://openalex.org/C379707","wikidata":"https://www.wikidata.org/wiki/Q2328303","display_name":"Analog signal processing","level":4,"score":0.5136417746543884},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.5039109587669373},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.502608060836792},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.4836203157901764},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.4455997347831726},{"id":"https://openalex.org/C90915687","wikidata":"https://www.wikidata.org/wiki/Q63759","display_name":"Analog computer","level":2,"score":0.43874385952949524},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.42402857542037964},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.40074294805526733},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3629980981349945},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.3018433451652527},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.24734079837799072},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.23973849415779114},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2272818684577942},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.17977145314216614},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/sbcci.2003.1232819","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sbcci.2003.1232819","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"16th Symposium on Integrated Circuits and Systems Design, 2003. SBCCI 2003. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.7200000286102295}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1531446014","https://openalex.org/W1562003879","https://openalex.org/W1575778098","https://openalex.org/W1604371504","https://openalex.org/W1859405014","https://openalex.org/W2017287625","https://openalex.org/W2091995580","https://openalex.org/W2109340198","https://openalex.org/W2110476514","https://openalex.org/W2150389669","https://openalex.org/W2162964517","https://openalex.org/W2171257860","https://openalex.org/W4233165877","https://openalex.org/W4234241140","https://openalex.org/W4234828106","https://openalex.org/W4242619554"],"related_works":["https://openalex.org/W1489445348","https://openalex.org/W1987033534","https://openalex.org/W2889983699","https://openalex.org/W2061402905","https://openalex.org/W1511245507","https://openalex.org/W3111330318","https://openalex.org/W4233024123","https://openalex.org/W3047246479","https://openalex.org/W2323148014","https://openalex.org/W589205028"],"abstract_inverted_index":{"Integrated":[0],"circuit":[1],"technology":[2],"evolution":[3,33],"boosts":[4],"the":[5,28,32,64,72,80,89,93,110,114,122,127,136,149,165,185,194],"development":[6,73],"of":[7,34,43,52,61,63,74,79,116,184,202],"system-on-a-chip":[8],"(SOC)":[9],"applications.":[10],"These":[11],"applications":[12,144],"usually":[13],"integrate":[14],"digital":[15,44,137],"blocks":[16],"and":[17,142,157,170],"may,":[18],"for":[19,92,121,167],"extended":[20],"functionality,":[21],"include":[22],"also":[23],"analog":[24,56,65,85,94,119,124,133,172,203],"interface":[25,151],"circuits":[26],"in":[27,71],"same":[29],"die.":[30],"However,":[31],"design":[35,86,111,204],"automation":[36,62,87],"tools":[37],"from":[38],"system":[39],"specification":[40],"to":[41,83,131,163,199],"implementation":[42],"systems":[45],"has":[46,67,97],"reached":[47],"a":[48,69,106,117,180],"much":[49],"higher":[50],"level":[51,201],"maturity":[53],"than":[54],"their":[55],"counterparts.":[57],"This":[58],"lower":[59],"degree":[60],"subsystem":[66],"become":[68],"bottleneck":[70],"complete":[75],"systems.":[76],"In":[77,101],"spite":[78],"past":[81],"efforts":[82],"develop":[84],"tools,":[88],"general":[90],"solution":[91],"part":[95],"synthesis":[96],"not":[98],"been":[99],"found.":[100],"this":[102],"work,":[103],"we":[104],"propose":[105],"new":[107],"look":[108],"at":[109],"problem,":[112],"by":[113],"use":[115],"universal":[118,168],"architecture":[120,129,196],"SOC":[123],"interface.":[125],"Moreover,":[126],"proposed":[128,150,195],"leads":[130],"programmable":[132,171],"processing":[134],"within":[135],"modules":[138],"domain.":[139],"Several":[140],"linear":[141],"nonlinear":[143],"can":[145,197],"be":[146],"mapped":[147],"over":[148,179],"architecture.":[152],"A":[153],"prototype":[154],"was":[155],"built":[156],"some":[158],"measurements":[159],"results":[160,175],"are":[161,190],"shown":[162],"support":[164],"potential":[166],"interfacing":[169],"processing.":[173],"Practical":[174],"show":[176],"constant":[177],"performance":[178],"large":[181],"frequency":[182],"range":[183],"input":[186],"signal.":[187],"Some":[188],"guidelines":[189],"addressed":[191],"on":[192],"how":[193],"lead":[198],"greater":[200],"automation.":[205]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}