{"id":"https://openalex.org/W4231482354","doi":"https://doi.org/10.1109/sbcci.2003.1232810","title":"Towards a high-level synthesis of reconfigurable bit-serial architectures","display_name":"Towards a high-level synthesis of reconfigurable bit-serial architectures","publication_year":2004,"publication_date":"2004-01-23","ids":{"openalex":"https://openalex.org/W4231482354","doi":"https://doi.org/10.1109/sbcci.2003.1232810"},"language":"en","primary_location":{"id":"doi:10.1109/sbcci.2003.1232810","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sbcci.2003.1232810","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"16th Symposium on Integrated Circuits and Systems Design, 2003. SBCCI 2003. Proceedings.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110191210","display_name":"Achim Rettberg","orcid":null},"institutions":[{"id":"https://openalex.org/I206945453","display_name":"Paderborn University","ror":"https://ror.org/058kzsd48","country_code":"DE","type":"education","lineage":["https://openalex.org/I206945453"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"A. Rettberg","raw_affiliation_strings":["University of Paderborn, Paderborn, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Paderborn, Paderborn, Germany","institution_ids":["https://openalex.org/I206945453"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081408639","display_name":"Florian Dittmann","orcid":null},"institutions":[{"id":"https://openalex.org/I206945453","display_name":"Paderborn University","ror":"https://ror.org/058kzsd48","country_code":"DE","type":"education","lineage":["https://openalex.org/I206945453"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"F. Dittmann","raw_affiliation_strings":["University of Paderborn, Paderborn, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Paderborn, Paderborn, Germany","institution_ids":["https://openalex.org/I206945453"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043199013","display_name":"M. Zanella","orcid":null},"institutions":[{"id":"https://openalex.org/I206945453","display_name":"Paderborn University","ror":"https://ror.org/058kzsd48","country_code":"DE","type":"education","lineage":["https://openalex.org/I206945453"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"M. Zanella","raw_affiliation_strings":["University of Paderborn, Paderborn, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Paderborn, Paderborn, Germany","institution_ids":["https://openalex.org/I206945453"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5026220369","display_name":"T. Lehmann","orcid":null},"institutions":[{"id":"https://openalex.org/I206945453","display_name":"Paderborn University","ror":"https://ror.org/058kzsd48","country_code":"DE","type":"education","lineage":["https://openalex.org/I206945453"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"T. Lehmann","raw_affiliation_strings":["University of Paderborn, Paderborn, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Paderborn, Paderborn, Germany","institution_ids":["https://openalex.org/I206945453"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I206945453"],"apc_list":null,"apc_paid":null,"fwci":0.824,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.7030937,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"79","last_page":"84"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9853000044822693,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9689000248908997,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7961728572845459},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.7624872922897339},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.6718413829803467},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5753569006919861},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5462597608566284},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.5224072933197021},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5073801875114441},{"id":"https://openalex.org/keywords/retiming","display_name":"Retiming","score":0.4280027151107788},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.3529475927352905},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.33557644486427307},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3202395439147949},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1134798526763916},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08549821376800537}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7961728572845459},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.7624872922897339},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.6718413829803467},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5753569006919861},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5462597608566284},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.5224072933197021},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5073801875114441},{"id":"https://openalex.org/C41112130","wikidata":"https://www.wikidata.org/wiki/Q2146175","display_name":"Retiming","level":2,"score":0.4280027151107788},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.3529475927352905},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33557644486427307},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3202395439147949},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1134798526763916},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08549821376800537},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/sbcci.2003.1232810","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sbcci.2003.1232810","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"16th Symposium on Integrated Circuits and Systems Design, 2003. SBCCI 2003. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Sustainable cities and communities","id":"https://metadata.un.org/sdg/11","score":0.4699999988079071}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1582825607","https://openalex.org/W2096057768","https://openalex.org/W2100513448","https://openalex.org/W2105782051","https://openalex.org/W2109013185","https://openalex.org/W2120670429","https://openalex.org/W4232199041","https://openalex.org/W4245439186","https://openalex.org/W4252798763"],"related_works":["https://openalex.org/W2808484818","https://openalex.org/W2810427553","https://openalex.org/W2135053878","https://openalex.org/W2941434274","https://openalex.org/W2340647897","https://openalex.org/W2797161794","https://openalex.org/W2096938998","https://openalex.org/W1760305469","https://openalex.org/W2385177848","https://openalex.org/W2103526090"],"abstract_inverted_index":{"This":[0,76],"paper":[1],"presents":[2],"high-level":[3,61],"synthesis":[4,62,89],"methods":[5],"for":[6,71],"a":[7,32],"fully":[8],"reconfigurable":[9],"self-timed":[10],"synchronous":[11],"bit-serial":[12],"pipeline":[13],"architecture.":[14,75],"The":[15],"idea":[16],"is":[17],"to":[18,52],"distribute":[19],"the":[20,27,36,44,47,65,88],"central":[21,37],"control":[22,38],"unit.":[23],"Local":[24],"controls":[25],"of":[26,35,46,60,74],"operators":[28],"are":[29],"realized":[30],"through":[31],"one-shot":[33],"implementation":[34],"engine.":[39],"Specialized":[40],"routing":[41],"components":[42],"allow":[43],"reconfiguration":[45],"implemented":[48],"circuit":[49],"with":[50],"respect":[51],"rapid":[53],"system":[54],"prototyping.":[55],"We":[56],"describe":[57],"several":[58],"kinds":[59],"approaches,":[63],"especially":[64],"scheduling,":[66],"which":[67],"can":[68],"be":[69],"used":[70],"this":[72],"type":[73],"means":[77],"we":[78],"optimize":[79],"specific":[80],"characteristics,":[81],"like":[82],"loops,":[83],"junctions":[84],"and":[85],"splitters,":[86],"during":[87],"phase.":[90]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}