{"id":"https://openalex.org/W4247312673","doi":"https://doi.org/10.1109/sbcci.2003.1232807","title":"SystemC and the future of design languages: opportunities for users and research","display_name":"SystemC and the future of design languages: opportunities for users and research","publication_year":2004,"publication_date":"2004-01-24","ids":{"openalex":"https://openalex.org/W4247312673","doi":"https://doi.org/10.1109/sbcci.2003.1232807"},"language":"en","primary_location":{"id":"doi:10.1109/sbcci.2003.1232807","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sbcci.2003.1232807","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"16th Symposium on Integrated Circuits and Systems Design, 2003. SBCCI 2003. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033855578","display_name":"G. Martin","orcid":null},"institutions":[{"id":"https://openalex.org/I148283060","display_name":"Lawrence Berkeley National Laboratory","ror":"https://ror.org/02jbv0t02","country_code":"US","type":"facility","lineage":["https://openalex.org/I1330989302","https://openalex.org/I148283060","https://openalex.org/I39565521"]},{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"G. Martin","raw_affiliation_strings":["Cadence Berkeley Laboratories, USA"],"affiliations":[{"raw_affiliation_string":"Cadence Berkeley Laboratories, USA","institution_ids":["https://openalex.org/I66217453","https://openalex.org/I148283060"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5033855578"],"corresponding_institution_ids":["https://openalex.org/I148283060","https://openalex.org/I66217453"],"apc_list":null,"apc_paid":null,"fwci":1.0532,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.78572361,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"61","last_page":"62"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9922999739646912,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9922999739646912,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9879999756813049,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9786999821662903,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.9416829347610474},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8062065839767456},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.7812036275863647},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.5064593553543091},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.4660450220108032},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.4272935688495636},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.42172810435295105},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2265467643737793},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.2252712845802307}],"concepts":[{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.9416829347610474},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8062065839767456},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.7812036275863647},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.5064593553543091},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.4660450220108032},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.4272935688495636},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.42172810435295105},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2265467643737793},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.2252712845802307}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/sbcci.2003.1232807","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sbcci.2003.1232807","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"16th Symposium on Integrated Circuits and Systems Design, 2003. SBCCI 2003. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":1,"referenced_works":["https://openalex.org/W2486303684"],"related_works":["https://openalex.org/W81604946","https://openalex.org/W2393030453","https://openalex.org/W4238487776","https://openalex.org/W4252858011","https://openalex.org/W2167813198","https://openalex.org/W4300851787","https://openalex.org/W2133071611","https://openalex.org/W2097593007","https://openalex.org/W2117882911","https://openalex.org/W2111408175"],"abstract_inverted_index":{"There":[0],"has":[1],"been":[2],"a":[3,8,39,55,59,109],"lot":[4,9],"of":[5,10,32,51,89,100,111,127],"discussion,":[6],"and":[7,16,29,34,75,103,130,146],"confusion,":[11],"about":[12],"the":[13,37,48,98],"various":[14],"existing":[15],"new":[17],"design":[18,52,60,106],"languages":[19,53,90],"recently.":[20],"SystemC,":[21],"SystemVerilog,":[22],"Verilog-2005,":[23],"e,":[24],"Vera,":[25],"PSL/Sugar,":[26],"UML,":[27],"analogue":[28],"mixed-signal":[30],"versions":[31],"Verilog":[33],"VHDL":[35],"make":[36],"world":[38,50],"veritable":[40],"alphabet":[41],"soup.":[42],"This":[43],"paper":[44,122],"briefly":[45],"looks":[46],"at":[47],"evolving":[49],"from":[54],"SystemC":[56,141],"perspective.":[57],"Although":[58],"\"language":[61],"war\"":[62],"may":[63],"seem":[64],"imminent,":[65],"there":[66],"are":[67],"strong":[68],"prospects":[69],"for":[70,87,115],"peaceful":[71],"coexistence":[72],"between":[73],"languages,":[74],"flows":[76,83],"that":[77],"connect":[78],"them":[79],"together.":[80],"And":[81],"such":[82],"give":[84],"tremendous":[85],"opportunities":[86,114],"users":[88],"to":[91,142],"significantly":[92],"improve":[93],"their":[94],"methodologies.":[95],"In":[96],"addition,":[97],"needs":[99],"advanced":[101],"system":[102],"system-on-chip":[104],"(SoC)":[105],"turn":[107],"up":[108,136],"number":[110],"interesting":[112],"research":[113,131],"those":[116,134],"involved":[117],"in":[118,140],"language-based":[119],"design.":[120],"The":[121],"finishes":[123],"by":[124,137],"covering":[125],"some":[126],"these":[128],"methodology":[129],"possibilities,":[132],"including":[133],"opened":[135],"further":[138],"evolution":[139],"include":[143],"SW":[144],"task":[145],"OS":[147],"scheduler":[148],"modelling.":[149]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}