{"id":"https://openalex.org/W4249427125","doi":"https://doi.org/10.1109/sbcci.2003.1232805","title":"Combining retiming and recycling to optimize the performance of synchronous circuits","display_name":"Combining retiming and recycling to optimize the performance of synchronous circuits","publication_year":2004,"publication_date":"2004-01-23","ids":{"openalex":"https://openalex.org/W4249427125","doi":"https://doi.org/10.1109/sbcci.2003.1232805"},"language":"en","primary_location":{"id":"doi:10.1109/sbcci.2003.1232805","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sbcci.2003.1232805","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"16th Symposium on Integrated Circuits and Systems Design, 2003. SBCCI 2003. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5054894286","display_name":"L.P. Carloni","orcid":null},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"L.P. Carloni","raw_affiliation_strings":["University of California Berkeley, CA, USA"],"affiliations":[{"raw_affiliation_string":"University of California Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5088660554","display_name":"Alberto Sangiovanni\u2010Vincentelli","orcid":"https://orcid.org/0000-0003-1298-8389"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A.L. Sangiovanni-Vincentelli","raw_affiliation_strings":["University of California Berkeley, CA, USA"],"affiliations":[{"raw_affiliation_string":"University of California Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5054894286"],"corresponding_institution_ids":["https://openalex.org/I95457486"],"apc_list":null,"apc_paid":null,"fwci":1.975,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.87146385,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"47","last_page":"52"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/retiming","display_name":"Retiming","score":0.9874494075775146},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7579004764556885},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5723836421966553},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5606602430343628},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.5310314893722534},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.4797426462173462},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4789610207080841},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4731665253639221},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.44416260719299316},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3682437539100647},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3440316319465637},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.26546353101730347},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15606465935707092},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.11874425411224365},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1042400598526001},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.08209925889968872},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.07901686429977417}],"concepts":[{"id":"https://openalex.org/C41112130","wikidata":"https://www.wikidata.org/wiki/Q2146175","display_name":"Retiming","level":2,"score":0.9874494075775146},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7579004764556885},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5723836421966553},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5606602430343628},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.5310314893722534},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.4797426462173462},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4789610207080841},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4731665253639221},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.44416260719299316},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3682437539100647},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3440316319465637},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.26546353101730347},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15606465935707092},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.11874425411224365},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1042400598526001},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.08209925889968872},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.07901686429977417},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/sbcci.2003.1232805","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sbcci.2003.1232805","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"16th Symposium on Integrated Circuits and Systems Design, 2003. SBCCI 2003. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W2018540799","https://openalex.org/W2062530062","https://openalex.org/W2087656024","https://openalex.org/W2088808707","https://openalex.org/W2091104536","https://openalex.org/W2099552965","https://openalex.org/W2106417701","https://openalex.org/W2106473597","https://openalex.org/W2120062652","https://openalex.org/W2121377758","https://openalex.org/W2132148829","https://openalex.org/W2133355890","https://openalex.org/W2148631003","https://openalex.org/W2155325307","https://openalex.org/W2160566592","https://openalex.org/W2161928569","https://openalex.org/W2169417961","https://openalex.org/W4250119216","https://openalex.org/W6681956296","https://openalex.org/W6681971441","https://openalex.org/W6684885144"],"related_works":["https://openalex.org/W2134549436","https://openalex.org/W233224440","https://openalex.org/W2160236198","https://openalex.org/W1951668625","https://openalex.org/W2903287280","https://openalex.org/W3140976369","https://openalex.org/W2132158474","https://openalex.org/W2161928569","https://openalex.org/W4238503248","https://openalex.org/W2765822612"],"abstract_inverted_index":{"Recycling":[0,21],"was":[1],"recently":[2],"proposed":[3],"as":[4,61],"a":[5,62,83],"system-level":[6],"design":[7,64],"technique":[8,65],"to":[9,24,48,86],"facilitate":[10],"the":[11,26,30,33,39,50,53,68,88,92,98,112,115],"building":[12],"of":[13,35,52,70,91,114],"complex":[14],"system-on-chips":[15],"(SOC)":[16],"by":[17,78],"assembling":[18],"pre-designed":[19],"components.":[20],"allows":[22],"us":[23],"model":[25,96],"communication":[27],"patterns":[28],"among":[29],"components,":[31],"analyze":[32],"impact":[34],"interconnect":[36],"latency":[37],"on":[38],"overall":[40],"data":[41],"processing":[42],"throughput,":[43],"and":[44,110],"manage":[45],"computation/communication":[46],"tradeoffs":[47],"optimize":[49],"performance":[51,69,117],"system.":[54],"In":[55],"this":[56],"paper,":[57],"we":[58],"present":[59],"recycling":[60],"circuit-level":[63],"for":[66],"optimizing":[67],"sequential":[71],"circuits":[72],"beyond":[73],"what":[74],"can":[75,106],"be":[76,107],"achieved":[77],"retiming.":[79],"We":[80],"also":[81],"provide":[82],"theoretical":[84],"framework":[85],"guide":[87],"simultaneous":[89],"application":[90],"two":[93],"techniques.":[94],"Our":[95],"identifies":[97],"conditions":[99],"under":[100],"which":[101],"an":[102],"optimally-retimed":[103],"synchronous":[104],"circuit":[105],"further":[108],"sped-up":[109],"determines":[111],"amount":[113],"resulting":[116],"gain.":[118]},"counts_by_year":[{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}