{"id":"https://openalex.org/W4246106321","doi":"https://doi.org/10.1109/sbcci.2003.1232796","title":"SystemC: from language to applications, from tools to methodologies","display_name":"SystemC: from language to applications, from tools to methodologies","publication_year":2004,"publication_date":"2004-01-23","ids":{"openalex":"https://openalex.org/W4246106321","doi":"https://doi.org/10.1109/sbcci.2003.1232796"},"language":"en","primary_location":{"id":"doi:10.1109/sbcci.2003.1232796","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sbcci.2003.1232796","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"16th Symposium on Integrated Circuits and Systems Design, 2003. SBCCI 2003. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5037854795","display_name":"G. Martin","orcid":null},"institutions":[{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"G. Martin","raw_affiliation_strings":["Cadence, USA"],"affiliations":[{"raw_affiliation_string":"Cadence, USA","institution_ids":["https://openalex.org/I66217453"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5037854795"],"corresponding_institution_ids":["https://openalex.org/I66217453"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.39279655,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"3","last_page":"3"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9836999773979187,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9836999773979187,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9485999941825867,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10876","display_name":"Fault Detection and Control Systems","score":0.9409999847412109,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.9950391054153442},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8419697284698486},{"id":"https://openalex.org/keywords/transaction-level-modeling","display_name":"Transaction-level modeling","score":0.5659630298614502},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.5197629332542419},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.4817916750907898},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4543423652648926},{"id":"https://openalex.org/keywords/design-language","display_name":"Design language","score":0.4145062565803528},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.4087279736995697}],"concepts":[{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.9950391054153442},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8419697284698486},{"id":"https://openalex.org/C169571997","wikidata":"https://www.wikidata.org/wiki/Q966099","display_name":"Transaction-level modeling","level":3,"score":0.5659630298614502},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.5197629332542419},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.4817916750907898},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4543423652648926},{"id":"https://openalex.org/C49777639","wikidata":"https://www.wikidata.org/wiki/Q5264354","display_name":"Design language","level":2,"score":0.4145062565803528},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.4087279736995697}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/sbcci.2003.1232796","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sbcci.2003.1232796","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"16th Symposium on Integrated Circuits and Systems Design, 2003. SBCCI 2003. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2532163536","https://openalex.org/W2266880325","https://openalex.org/W1525398417","https://openalex.org/W2069603759","https://openalex.org/W2533881872","https://openalex.org/W3146089259","https://openalex.org/W2112120387","https://openalex.org/W1981924702","https://openalex.org/W4238487776","https://openalex.org/W1550409889"],"abstract_inverted_index":{"Summary":[0],"form":[1],"only":[2],"given.":[3],"This":[4,138],"tutorial":[5],"covers":[6],"SystemC":[7,36,65,126,143,157],"from":[8,67],"more":[9,30],"than":[10],"just":[11],"a":[12,18,68,115,151],"language":[13,22,45],"perspective.":[14],"It":[15],"starts":[16],"with":[17,90,104,150],"brief":[19],"survey":[20],"of":[21,28,41,43,64,70,95,117,125],"features":[23],"and":[24,54,73,88,100,135,144],"capabilities,":[25],"including":[26],"some":[27],"the":[29,35,93,123,140],"recent":[31],"developments":[32],"such":[33],"as":[34],"verification":[37,53],"library.":[38],"The":[39],"usage":[40],"several":[42],"these":[44],"features,":[46],"in":[47,120,127],"particular":[48,121],"for":[49,84,132],"system-level":[50],"modeling,":[51,86],"design,":[52],"refinement":[55],"are":[56,109],"illustrated.":[57],"We":[58,148],"then":[59],"address":[60],"many":[61],"interesting":[62],"applications":[63],"drawn":[66],"number":[69,116],"different":[71],"industrial":[72],"academic":[74],"research":[75],"groups.":[76],"Next,":[77],"we":[78,112],"talk":[79],"about":[80],"current":[81],"tools":[82,108],"available":[83],"design":[85,130,146],"analysis":[87],"implementation":[89],"SystemC,":[91],"covering":[92],"areas":[94],"co-simulation,":[96],"synthesis,":[97],"analysis,":[98],"refinement,":[99],"testbenches,":[101],"illustrating":[102,122],"them":[103],"examples.":[105],"Of":[106],"course,":[107],"not":[110],"enough;":[111],"also":[113],"cover":[114],"methodology":[118],"examples,":[119],"use":[124],"building":[128],"complete":[129],"flows":[131],"complex":[133],"SoC":[134],"system":[136],"designs.":[137],"illustrates":[139],"linkage":[141],"between":[142],"other":[145],"languages.":[147],"close":[149],"few":[152],"notes":[153],"on":[154],"possible":[155],"future":[156],"evolutions.":[158]},"counts_by_year":[{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}