{"id":"https://openalex.org/W2168433290","doi":"https://doi.org/10.1109/sasp.2011.5941075","title":"Modular high-throughput and low-latency sorting units for FPGAs in the Large Hadron Collider","display_name":"Modular high-throughput and low-latency sorting units for FPGAs in the Large Hadron Collider","publication_year":2011,"publication_date":"2011-06-01","ids":{"openalex":"https://openalex.org/W2168433290","doi":"https://doi.org/10.1109/sasp.2011.5941075","mag":"2168433290"},"language":"en","primary_location":{"id":"doi:10.1109/sasp.2011.5941075","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sasp.2011.5941075","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE 9th Symposium on Application Specific Processors (SASP)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5017675563","display_name":"Amin Farmahini-Farahani","orcid":null},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Amin Farmahini-Farahani","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Wisconsin, Madison, Madison, WI, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Wisconsin, Madison, Madison, WI, USA","institution_ids":["https://openalex.org/I135310074"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111457623","display_name":"Anthony Gregerson","orcid":null},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Anthony Gregerson","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Wisconsin, Madison, Madison, WI, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Wisconsin, Madison, Madison, WI, USA","institution_ids":["https://openalex.org/I135310074"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103196891","display_name":"Michael Schulte","orcid":"https://orcid.org/0000-0003-1305-406X"},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]},{"id":"https://openalex.org/I4210137977","display_name":"Advanced Micro Devices (United States)","ror":"https://ror.org/04kd6c783","country_code":"US","type":"company","lineage":["https://openalex.org/I4210137977"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Michael Schulte","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Wisconsin, Madison, Madison, WI, USA","Research and Advanced Development Laboratories, Advanced Micro Devices, Inc., Austin, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Wisconsin, Madison, Madison, WI, USA","institution_ids":["https://openalex.org/I135310074"]},{"raw_affiliation_string":"Research and Advanced Development Laboratories, Advanced Micro Devices, Inc., Austin, TX, USA","institution_ids":["https://openalex.org/I4210137977"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108549015","display_name":"Katherine Compton","orcid":null},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Katherine Compton","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Wisconsin, Madison, Madison, WI, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Wisconsin, Madison, Madison, WI, USA","institution_ids":["https://openalex.org/I135310074"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.8093,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.73013968,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"38","last_page":"45"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11269","display_name":"Algorithms and Data Compression","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11269","display_name":"Algorithms and Data Compression","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12162","display_name":"Cellular Automata and Applications","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7637772560119629},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7547305226325989},{"id":"https://openalex.org/keywords/sorting","display_name":"Sorting","score":0.6736985445022583},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.6670631766319275},{"id":"https://openalex.org/keywords/sorting-algorithm","display_name":"Sorting algorithm","score":0.6606211066246033},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.6390612125396729},{"id":"https://openalex.org/keywords/sorting-network","display_name":"Sorting network","score":0.6386348009109497},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.5943378806114197},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5322847962379456},{"id":"https://openalex.org/keywords/sort","display_name":"sort","score":0.43669408559799194},{"id":"https://openalex.org/keywords/parameterized-complexity","display_name":"Parameterized complexity","score":0.4113196134567261},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.37615281343460083},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3456326723098755},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.20517846941947937},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1354019045829773}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7637772560119629},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7547305226325989},{"id":"https://openalex.org/C111696304","wikidata":"https://www.wikidata.org/wiki/Q2303697","display_name":"Sorting","level":2,"score":0.6736985445022583},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.6670631766319275},{"id":"https://openalex.org/C108094655","wikidata":"https://www.wikidata.org/wiki/Q181593","display_name":"Sorting algorithm","level":3,"score":0.6606211066246033},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.6390612125396729},{"id":"https://openalex.org/C64540648","wikidata":"https://www.wikidata.org/wiki/Q646477","display_name":"Sorting network","level":4,"score":0.6386348009109497},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.5943378806114197},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5322847962379456},{"id":"https://openalex.org/C88548561","wikidata":"https://www.wikidata.org/wiki/Q347599","display_name":"sort","level":2,"score":0.43669408559799194},{"id":"https://openalex.org/C165464430","wikidata":"https://www.wikidata.org/wiki/Q1570441","display_name":"Parameterized complexity","level":2,"score":0.4113196134567261},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.37615281343460083},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3456326723098755},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.20517846941947937},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1354019045829773},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C23123220","wikidata":"https://www.wikidata.org/wiki/Q816826","display_name":"Information retrieval","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/sasp.2011.5941075","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sasp.2011.5941075","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE 9th Symposium on Application Specific Processors (SASP)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W1544703684","https://openalex.org/W1599451030","https://openalex.org/W1972384197","https://openalex.org/W2044067418","https://openalex.org/W2045353245","https://openalex.org/W2050228842","https://openalex.org/W2063073439","https://openalex.org/W2072974923","https://openalex.org/W2097184459","https://openalex.org/W2103325106","https://openalex.org/W2122465342","https://openalex.org/W2124292307","https://openalex.org/W2131956217","https://openalex.org/W2134845208","https://openalex.org/W2136244225","https://openalex.org/W2139796283","https://openalex.org/W2141389982","https://openalex.org/W2155642174","https://openalex.org/W2161830806","https://openalex.org/W2165038730","https://openalex.org/W2171533311","https://openalex.org/W2183463059","https://openalex.org/W2284703365","https://openalex.org/W2613272338","https://openalex.org/W6635760785","https://openalex.org/W6663517066","https://openalex.org/W6680874277","https://openalex.org/W6695413780","https://openalex.org/W6737966961"],"related_works":["https://openalex.org/W2396743875","https://openalex.org/W2362374543","https://openalex.org/W2094179388","https://openalex.org/W2085265870","https://openalex.org/W2126436988","https://openalex.org/W2325315917","https://openalex.org/W2372558933","https://openalex.org/W2348196682","https://openalex.org/W2385397541","https://openalex.org/W4239051739"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"efficient":[3],"techniques":[4,20],"for":[5,11,34],"designing":[6],"high-throughput,":[7],"low-latency":[8],"sorting":[9,15,25,71,109],"units":[10,16,26],"FPGA":[12],"implementation.":[13],"Our":[14],"use":[17],"modular":[18],"design":[19,68],"that":[21,77,104],"hierarchically":[22],"construct":[23],"large":[24],"from":[27,43],"smaller":[28],"building":[29],"blocks.":[30],"They":[31],"are":[32,46],"optimized":[33],"situations":[35],"in":[36,52],"which":[37],"only":[38],"the":[39,84,92],"M":[40],"largest":[41],"numbers":[42],"N":[44],"inputs":[45],"needed;":[47],"this":[48],"situation":[49],"commonly":[50],"occurs":[51],"high-energy":[53],"physics":[54],"experiments":[55],"and":[56,96],"other":[57],"forms":[58],"of":[59,86,94,124],"digital":[60],"signal":[61],"processing.":[62],"Based":[63],"on":[64,130],"these":[65],"techniques,":[66],"we":[67],"parameterized,":[69],"pipelined":[70,107],"units.":[72],"A":[73],"detailed":[74],"analysis":[75],"indicates":[76],"their":[78],"resource":[79],"requirements":[80],"scale":[81,89],"linearly":[82],"with":[83,91,111,121],"number":[85,93],"inputs,":[87,95],"latencies":[88],"logarithmically":[90],"frequencies":[97],"remain":[98],"fairly":[99],"constant.":[100],"Synthesis":[101],"results":[102],"indicate":[103],"a":[105,122,131],"single":[106],"256-to-4":[108],"unit":[110],"19":[112],"stages":[113],"can":[114],"perform":[115],"200":[116],"million":[117],"sorts":[118],"per":[119,128],"second":[120],"latency":[123],"about":[125],"95":[126],"ns":[127],"sort":[129],"Virtex-5":[132],"FPGA.":[133]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2019,"cited_by_count":4},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}