{"id":"https://openalex.org/W1996887790","doi":"https://doi.org/10.1109/sasp.2010.5521140","title":"A novel configuration circuit architecture to speedup reconfiguration and relocation for partially reconfigurable devices","display_name":"A novel configuration circuit architecture to speedup reconfiguration and relocation for partially reconfigurable devices","publication_year":2010,"publication_date":"2010-06-01","ids":{"openalex":"https://openalex.org/W1996887790","doi":"https://doi.org/10.1109/sasp.2010.5521140","mag":"1996887790"},"language":"en","primary_location":{"id":"doi:10.1109/sasp.2010.5521140","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sasp.2010.5521140","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE 8th Symposium on Application Specific Processors (SASP)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5012303251","display_name":"Thomas Marconi","orcid":null},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":true,"raw_author_name":"Thomas Marconi","raw_affiliation_strings":["Computer Engineering Laboratory, EEMCS, Delft University of Technnology, Netherlands","Computer Engineering Laboratory, EEMCS, Delft University of Technology, Netherlands"],"affiliations":[{"raw_affiliation_string":"Computer Engineering Laboratory, EEMCS, Delft University of Technnology, Netherlands","institution_ids":["https://openalex.org/I98358874"]},{"raw_affiliation_string":"Computer Engineering Laboratory, EEMCS, Delft University of Technology, Netherlands","institution_ids":["https://openalex.org/I98358874"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102711994","display_name":"Jae Young Hur","orcid":"https://orcid.org/0000-0003-4151-908X"},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Jae Young Hur","raw_affiliation_strings":["Computer Engineering Laboratory, EEMCS, Delft University of Technnology, Netherlands","Computer Engineering Laboratory, EEMCS, Delft University of Technology, Netherlands"],"affiliations":[{"raw_affiliation_string":"Computer Engineering Laboratory, EEMCS, Delft University of Technnology, Netherlands","institution_ids":["https://openalex.org/I98358874"]},{"raw_affiliation_string":"Computer Engineering Laboratory, EEMCS, Delft University of Technology, Netherlands","institution_ids":["https://openalex.org/I98358874"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058128591","display_name":"Koen Bertels","orcid":"https://orcid.org/0000-0001-9310-4885"},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Koen Bertels","raw_affiliation_strings":["Computer Engineering Laboratory, EEMCS, Delft University of Technnology, Netherlands","Computer Engineering Laboratory, EEMCS, Delft University of Technology, Netherlands"],"affiliations":[{"raw_affiliation_string":"Computer Engineering Laboratory, EEMCS, Delft University of Technnology, Netherlands","institution_ids":["https://openalex.org/I98358874"]},{"raw_affiliation_string":"Computer Engineering Laboratory, EEMCS, Delft University of Technology, Netherlands","institution_ids":["https://openalex.org/I98358874"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5075050234","display_name":"Georgi Gaydadjiev","orcid":"https://orcid.org/0000-0002-3678-7007"},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Georgi Gaydadjiev","raw_affiliation_strings":["Computer Engineering Laboratory, EEMCS, Delft University of Technnology, Netherlands","Computer Engineering Laboratory, EEMCS, Delft University of Technology, Netherlands"],"affiliations":[{"raw_affiliation_string":"Computer Engineering Laboratory, EEMCS, Delft University of Technnology, Netherlands","institution_ids":["https://openalex.org/I98358874"]},{"raw_affiliation_string":"Computer Engineering Laboratory, EEMCS, Delft University of Technology, Netherlands","institution_ids":["https://openalex.org/I98358874"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5012303251"],"corresponding_institution_ids":["https://openalex.org/I98358874"],"apc_list":null,"apc_paid":null,"fwci":1.2484,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.80215862,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"87","last_page":"92"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.8813531398773193},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7727417349815369},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6678262948989868},{"id":"https://openalex.org/keywords/bitstream","display_name":"Bitstream","score":0.649863600730896},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.6475074291229248},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.6385353207588196},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5437563061714172},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.5411646962165833},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.48208338022232056},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3913745880126953},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3356029987335205},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.2649938762187958},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08719226717948914},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.08046957850456238}],"concepts":[{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.8813531398773193},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7727417349815369},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6678262948989868},{"id":"https://openalex.org/C136695289","wikidata":"https://www.wikidata.org/wiki/Q415568","display_name":"Bitstream","level":3,"score":0.649863600730896},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.6475074291229248},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.6385353207588196},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5437563061714172},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.5411646962165833},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.48208338022232056},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3913745880126953},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3356029987335205},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.2649938762187958},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08719226717948914},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.08046957850456238},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/sasp.2010.5521140","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sasp.2010.5521140","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE 8th Symposium on Application Specific Processors (SASP)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W153263486","https://openalex.org/W193742818","https://openalex.org/W1574353819","https://openalex.org/W1587494897","https://openalex.org/W1961025862","https://openalex.org/W1970616362","https://openalex.org/W2031841164","https://openalex.org/W2078688764","https://openalex.org/W2082507415","https://openalex.org/W2097145429","https://openalex.org/W2101906611","https://openalex.org/W2103526090","https://openalex.org/W2106767353","https://openalex.org/W2108163970","https://openalex.org/W2115451109","https://openalex.org/W2117513278","https://openalex.org/W2123802188","https://openalex.org/W2126186292","https://openalex.org/W2131105764","https://openalex.org/W2136261407","https://openalex.org/W2141690709","https://openalex.org/W2155814884","https://openalex.org/W2160565804","https://openalex.org/W2164985975","https://openalex.org/W2214447139","https://openalex.org/W2394840002","https://openalex.org/W4285719527","https://openalex.org/W6606200970","https://openalex.org/W6607954651","https://openalex.org/W6674764217"],"related_works":["https://openalex.org/W2058965144","https://openalex.org/W2164382479","https://openalex.org/W2146343568","https://openalex.org/W98480971","https://openalex.org/W2356280555","https://openalex.org/W2891987081","https://openalex.org/W2381631044","https://openalex.org/W2063044603","https://openalex.org/W2136261407","https://openalex.org/W1966837078"],"abstract_inverted_index":{"Long":[0],"reconfiguration":[1,36],"times":[2,37,85,90],"form":[3],"a":[4,49,60],"major":[5],"bottleneck":[6],"in":[7,22,113],"dynamic":[8],"reconfigurable":[9],"systems.":[10],"Many":[11],"approaches":[12],"have":[13],"been":[14],"proposed":[15],"to":[16,40,55,66,94],"address":[17],"this":[18,28],"problem.":[19],"However,":[20],"improvements":[21],"the":[23,41,75,95,98,107,111,123,128],"configuration":[24,45,63,112,124],"circuit":[25,64],"that":[26,80],"introduces":[27,140],"overhead":[29],"are":[30,38,131],"usually":[31],"not":[32],"considered.":[33],"The":[34],"high":[35],"due":[39],"large":[42],"amount":[43],"of":[44,97,127],"bits":[46],"sent":[47],"through":[48],"constrained":[50],"data":[51,108],"path.":[52],"In":[53,136],"order":[54],"alleviate":[56],"this,":[57],"we":[58],"propose":[59],"novel":[61],"FPGA":[62],"architecture":[65],"speedup":[67],"bitstream":[68,125],"(re)configuration":[69],"and":[70,87,115,143],"relocation.":[71],"Experimental":[72],"results":[73],"using":[74],"MCNC":[76],"benchmark":[77],"set":[78],"indicate":[79],"our":[81,138],"proposal":[82,139],"reconfigures":[83],"4":[84],"faster":[86],"relocates":[88],"19.8":[89],"more":[91],"efficient":[92],"compared":[93],"state":[96],"art":[99],"approaches.":[100],"This":[101],"is":[102],"achieved":[103],"by":[104,116,133],"transporting":[105],"only":[106],"required":[109],"for":[110],"flight":[114],"avoiding":[117],"external":[118],"communication":[119,144],"while":[120],"relocating.":[121],"Moreover,":[122],"sizes":[126],"evaluated":[129],"benchmarks":[130],"reduced":[132],"65%on":[134],"average.":[135],"addition,":[137],"negligible":[141],"hardware":[142],"protocol":[145],"overheads.":[146]},"counts_by_year":[{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}