{"id":"https://openalex.org/W2036581340","doi":"https://doi.org/10.1109/sasp.2009.5226331","title":"A design space exploration methodology supporting run-time resource management for multi-processor Systems-on-chip","display_name":"A design space exploration methodology supporting run-time resource management for multi-processor Systems-on-chip","publication_year":2009,"publication_date":"2009-07-01","ids":{"openalex":"https://openalex.org/W2036581340","doi":"https://doi.org/10.1109/sasp.2009.5226331","mag":"2036581340"},"language":"en","primary_location":{"id":"doi:10.1109/sasp.2009.5226331","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sasp.2009.5226331","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE 7th Symposium on Application Specific Processors","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5075709004","display_name":"Giovanni Mariani","orcid":"https://orcid.org/0000-0001-7611-5187"},"institutions":[{"id":"https://openalex.org/I57201433","display_name":"Universit\u00e0 della Svizzera italiana","ror":"https://ror.org/03c4atk17","country_code":"CH","type":"education","lineage":["https://openalex.org/I57201433"]}],"countries":["CH"],"is_corresponding":true,"raw_author_name":"Giovanni Mariani","raw_affiliation_strings":["ALaRI, University of Lugano, Lugano, Switzerland","[ALaRI, University of Lugano, Switzerland]"],"affiliations":[{"raw_affiliation_string":"ALaRI, University of Lugano, Lugano, Switzerland","institution_ids":["https://openalex.org/I57201433"]},{"raw_affiliation_string":"[ALaRI, University of Lugano, Switzerland]","institution_ids":["https://openalex.org/I57201433"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077005193","display_name":"Gianluca Palermo","orcid":"https://orcid.org/0000-0001-7955-8012"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Gianluca Palermo","raw_affiliation_strings":["Dipartimento di Elettronica e Informazione, Politecnico di Milano, Italy","[Politecnico di Milano, Dipartimento di Elettronica e Informazione, Italy]"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica e Informazione, Politecnico di Milano, Italy","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"[Politecnico di Milano, Dipartimento di Elettronica e Informazione, Italy]","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031461662","display_name":"Cristina Silvano","orcid":"https://orcid.org/0000-0003-1668-0883"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Cristina Silvano","raw_affiliation_strings":["Dipartimento di Elettronica e Informazione, Politecnico di Milano, Italy","[Politecnico di Milano, Dipartimento di Elettronica e Informazione, Italy]"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica e Informazione, Politecnico di Milano, Italy","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"[Politecnico di Milano, Dipartimento di Elettronica e Informazione, Italy]","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5086350616","display_name":"Vittorio Zaccaria","orcid":"https://orcid.org/0000-0001-5685-9795"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Vittorio Zaccaria","raw_affiliation_strings":["Dipartimento di Elettronica e Informazione, Politecnico di Milano, Italy","[Politecnico di Milano, Dipartimento di Elettronica e Informazione, Italy]"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica e Informazione, Politecnico di Milano, Italy","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"[Politecnico di Milano, Dipartimento di Elettronica e Informazione, Italy]","institution_ids":["https://openalex.org/I93860229"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5075709004"],"corresponding_institution_ids":["https://openalex.org/I57201433"],"apc_list":null,"apc_paid":null,"fwci":2.6776,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.90190143,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"21","last_page":"28"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8302340507507324},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.6770287752151489},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5440695285797119},{"id":"https://openalex.org/keywords/workload","display_name":"Workload","score":0.5217779278755188},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4886196255683899},{"id":"https://openalex.org/keywords/heuristic","display_name":"Heuristic","score":0.4592802822589874},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.4463712275028229},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.4241065979003906},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.36018285155296326},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3590551018714905},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.13459497690200806}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8302340507507324},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.6770287752151489},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5440695285797119},{"id":"https://openalex.org/C2778476105","wikidata":"https://www.wikidata.org/wiki/Q628539","display_name":"Workload","level":2,"score":0.5217779278755188},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4886196255683899},{"id":"https://openalex.org/C173801870","wikidata":"https://www.wikidata.org/wiki/Q201413","display_name":"Heuristic","level":2,"score":0.4592802822589874},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.4463712275028229},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.4241065979003906},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.36018285155296326},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3590551018714905},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.13459497690200806},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/sasp.2009.5226331","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sasp.2009.5226331","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE 7th Symposium on Application Specific Processors","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.453.5152","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.453.5152","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://home.deib.polimi.it/zaccaria/VZ/pdf/C28.pdf","raw_type":"text"},{"id":"pmh:oai:re.public.polimi.it:11311/544259","is_oa":false,"landing_page_url":"http://hdl.handle.net/11311/544259","pdf_url":null,"source":{"id":"https://openalex.org/S4306400312","display_name":"Virtual Community of Pathological Anatomy (University of Castilla La Mancha)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79189158","host_organization_name":"University of Castilla-La Mancha","host_organization_lineage":["https://openalex.org/I79189158"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W75550020","https://openalex.org/W603008773","https://openalex.org/W1540027087","https://openalex.org/W1961183092","https://openalex.org/W1964978749","https://openalex.org/W1985579611","https://openalex.org/W2012451526","https://openalex.org/W2018044188","https://openalex.org/W2085830763","https://openalex.org/W2095750393","https://openalex.org/W2096858484","https://openalex.org/W2111526171","https://openalex.org/W2117299787","https://openalex.org/W2120190808","https://openalex.org/W2126105956","https://openalex.org/W2136918060","https://openalex.org/W2145021036","https://openalex.org/W2151415616","https://openalex.org/W2158795061","https://openalex.org/W2166739626","https://openalex.org/W2171738457","https://openalex.org/W2539149736","https://openalex.org/W4238549726","https://openalex.org/W4242412923","https://openalex.org/W6641003002"],"related_works":["https://openalex.org/W2000785801","https://openalex.org/W986318368","https://openalex.org/W2384410913","https://openalex.org/W2352878646","https://openalex.org/W2004734601","https://openalex.org/W2130149817","https://openalex.org/W2102568252","https://openalex.org/W1968980404","https://openalex.org/W1989457680","https://openalex.org/W2163046274"],"abstract_inverted_index":{"Application":[0],"specific":[1],"multi-processor":[2],"systems-on-chip":[3],"are":[4,21],"currently":[5],"designed":[6],"by":[7,134,169,208],"using":[8],"platform-based":[9],"synthesis":[10],"techniques.":[11],"In":[12,146],"this":[13,147],"approach,":[14],"a":[15,49,120,135,151,155,217,257],"wide":[16],"range":[17],"of":[18,36,41,80,96,122,127,188,193,231,262],"platform":[19],"parameters":[20,58,74,89,130],"tuned":[22],"either":[23],"at":[24,27,179],"design-time":[25,55,110],"or":[26],"run-time,":[28],"to":[29,163,222,227,247,265],"provide":[30],"the":[31,37,54,62,77,81,85,93,105,109,115,125,128,141,164,170,174,184,189,202,224,229,232,242,249],"best":[32],"trade-offs":[33],"in":[34,114,191,260],"terms":[35,192,261],"selected":[38],"system":[39,82,142,233],"figures":[40],"merit":[42],"(such":[43],"as":[44,76],"power":[45,235],"and":[46,69,71,269],"throughput)":[47],"for":[48,119,153],"dynamic":[50],"application-specific":[51],"workload.":[52],"Among":[53,84],"(hardware)":[56],"configurable":[57,88],"we":[59,90,149],"can":[60,91],"find":[61,92],"memory":[63],"sub-system":[64],"configuration":[65,157],"(e.g.":[66],"cache":[67],"size":[68],"associativity)":[70],"other":[72],"architectural":[73],"such":[75],"instruction-level":[78],"parallelism":[79,98],"processors.":[83],"run-time":[86,129,136,171,218,271],"(software)":[87],"overall":[94,250],"degree":[95],"task-level":[97,194],"associated":[99],"with":[100,161],"each":[101],"application":[102],"running":[103],"on":[104,201],"chip.":[106],"Typically,":[107],"while":[108],"exploration":[111,253],"is":[112,131,159,177,199,245],"performed":[113,132],"early":[116],"development":[117],"stages":[118],"set":[121],"static":[123],"parameters,":[124,264],"tuning":[126],"dynamically":[133],"management":[137,219,272],"software":[138],"module":[139],"after":[140],"has":[143],"been":[144],"deployed.":[145],"paper,":[148],"introduce":[150,216],"methodology":[152,176,198],"identifying":[154],"hardware":[156,263],"which":[158],"robust":[160],"respect":[162],"variable":[165],"workload":[166],"scenario":[167],"introduced":[168],"management.":[172],"Moreover,":[173],"proposed":[175,197,243],"aimed":[178],"providing":[180,256],"useful":[181],"information":[182,226],"about":[183],"optimal":[185],"operating":[186],"points":[187],"applications":[190],"parallelism.":[195],"The":[196],"based":[200],"NSGA-II":[203],"evolutionary":[204],"heuristic":[205],"algorithm":[206],"assisted":[207],"an":[209,267],"artificial":[210],"neural":[211],"network":[212],"(ANN).":[213],"We":[214],"then":[215],"policy":[220],"capable":[221],"exploit":[223],"above":[225],"maximize":[228],"performance":[230],"under":[234],"budget":[236],"constraints.":[237],"Experimental":[238],"results":[239],"show":[240],"that":[241],"technique":[244],"able":[246],"reduce":[248],"design":[251],"space":[252],"time":[254],"yet":[255],"near-optimal":[258],"solution,":[259],"enable":[266],"innovative":[268],"efficient":[270],"policy.":[273]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":4}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}