{"id":"https://openalex.org/W2123920409","doi":"https://doi.org/10.1109/sasp.2008.4570789","title":"An Efficient Design Space Exploration Methodology for On-Chip Multiprocessors Subject to Application-Specific Constraints","display_name":"An Efficient Design Space Exploration Methodology for On-Chip Multiprocessors Subject to Application-Specific Constraints","publication_year":2008,"publication_date":"2008-06-01","ids":{"openalex":"https://openalex.org/W2123920409","doi":"https://doi.org/10.1109/sasp.2008.4570789","mag":"2123920409"},"language":"en","primary_location":{"id":"doi:10.1109/sasp.2008.4570789","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sasp.2008.4570789","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 Symposium on Application Specific Processors","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5077005193","display_name":"Gianluca Palermo","orcid":"https://orcid.org/0000-0001-7955-8012"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Gianluca Palermo","raw_affiliation_strings":["Dipartimento di Elettronica e Informazione, Politecnico di Milano, Milan, Italy","Dipt. di Elettron. e Inf., Politec. di Milano, Milan"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica e Informazione, Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"Dipt. di Elettron. e Inf., Politec. di Milano, Milan","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031461662","display_name":"Cristina Silvano","orcid":"https://orcid.org/0000-0003-1668-0883"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Cristina Silvano","raw_affiliation_strings":["Dipartimento di Elettronica e Informazione, Politecnico di Milano, Milan, Italy","Dipt. di Elettron. e Inf., Politec. di Milano, Milan"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica e Informazione, Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"Dipt. di Elettron. e Inf., Politec. di Milano, Milan","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5086350616","display_name":"Vittorio Zaccaria","orcid":"https://orcid.org/0000-0001-5685-9795"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Vittorio Zaccaria","raw_affiliation_strings":["Dipartimento di Elettronica e Informazione, Politecnico di Milano, Milan, Italy","Dipt. di Elettron. e Inf., Politec. di Milano, Milan"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica e Informazione, Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"Dipt. di Elettron. e Inf., Politec. di Milano, Milan","institution_ids":["https://openalex.org/I93860229"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5077005193"],"corresponding_institution_ids":["https://openalex.org/I93860229"],"apc_list":null,"apc_paid":null,"fwci":1.3778,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.84146434,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"75","last_page":"82"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.8598189353942871},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.8438056111335754},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7685430645942688},{"id":"https://openalex.org/keywords/heuristic","display_name":"Heuristic","score":0.5298309922218323},{"id":"https://openalex.org/keywords/multi-objective-optimization","display_name":"Multi-objective optimization","score":0.4699297845363617},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"Memory hierarchy","score":0.4642783999443054},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.4502066671848297},{"id":"https://openalex.org/keywords/space-exploration","display_name":"Space exploration","score":0.42599135637283325},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4140858054161072},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4039328098297119},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.3948766589164734},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.24794283509254456},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10766482353210449},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.09495532512664795},{"id":"https://openalex.org/keywords/machine-learning","display_name":"Machine learning","score":0.09468585252761841}],"concepts":[{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.8598189353942871},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.8438056111335754},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7685430645942688},{"id":"https://openalex.org/C173801870","wikidata":"https://www.wikidata.org/wiki/Q201413","display_name":"Heuristic","level":2,"score":0.5298309922218323},{"id":"https://openalex.org/C68781425","wikidata":"https://www.wikidata.org/wiki/Q2052203","display_name":"Multi-objective optimization","level":2,"score":0.4699297845363617},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.4642783999443054},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4502066671848297},{"id":"https://openalex.org/C104060986","wikidata":"https://www.wikidata.org/wiki/Q180046","display_name":"Space exploration","level":2,"score":0.42599135637283325},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4140858054161072},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4039328098297119},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.3948766589164734},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.24794283509254456},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10766482353210449},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.09495532512664795},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.09468585252761841},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.0},{"id":"https://openalex.org/C146978453","wikidata":"https://www.wikidata.org/wiki/Q3798668","display_name":"Aerospace engineering","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/sasp.2008.4570789","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sasp.2008.4570789","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 Symposium on Application Specific Processors","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.598.5416","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.598.5416","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://home.deib.polimi.it/gpalermo/papers/SAMOS08.pdf","raw_type":"text"},{"id":"pmh:oai:re.public.polimi.it:11311/501072","is_oa":false,"landing_page_url":"http://hdl.handle.net/11311/501072","pdf_url":null,"source":{"id":"https://openalex.org/S4306400312","display_name":"Virtual Community of Pathological Anatomy (University of Castilla La Mancha)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79189158","host_organization_name":"University of Castilla-La Mancha","host_organization_lineage":["https://openalex.org/I79189158"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.5199999809265137}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":33,"referenced_works":["https://openalex.org/W194786220","https://openalex.org/W1521316934","https://openalex.org/W1540027087","https://openalex.org/W1543403517","https://openalex.org/W1964978749","https://openalex.org/W2018044188","https://openalex.org/W2085830763","https://openalex.org/W2096858484","https://openalex.org/W2102727118","https://openalex.org/W2108134704","https://openalex.org/W2120368896","https://openalex.org/W2125015761","https://openalex.org/W2132219981","https://openalex.org/W2134131177","https://openalex.org/W2145021036","https://openalex.org/W2145620921","https://openalex.org/W2147939087","https://openalex.org/W2150073849","https://openalex.org/W2151415616","https://openalex.org/W2156359950","https://openalex.org/W2156679542","https://openalex.org/W2157070686","https://openalex.org/W2163698520","https://openalex.org/W2168361773","https://openalex.org/W3140903683","https://openalex.org/W4238549726","https://openalex.org/W4244372507","https://openalex.org/W4249753629","https://openalex.org/W4255432895","https://openalex.org/W6631204795","https://openalex.org/W6676455233","https://openalex.org/W6684525106","https://openalex.org/W6792941224"],"related_works":["https://openalex.org/W2092181573","https://openalex.org/W2056447856","https://openalex.org/W2576551918","https://openalex.org/W2998838928","https://openalex.org/W2783693002","https://openalex.org/W3043614744","https://openalex.org/W2105957719","https://openalex.org/W1484603919","https://openalex.org/W1973069902","https://openalex.org/W2124403023"],"abstract_inverted_index":{"Multi-processor":[0],"system":[1],"on-chip":[2],"(MPSoC)":[3],"architectures":[4],"represent":[5],"an":[6,87,149,184],"emerging":[7],"paradigm":[8],"for":[9,86,131,153,175],"developing":[10],"customized,":[11],"application":[12],"specific":[13],"solutions":[14],"meeting":[15],"time-to-market,":[16],"performance":[17],"and":[18,59,70,101,141,165,227],"power":[19],"consumption":[20],"constraints.":[21,82,178],"Application-specific":[22],"MPSoCs":[23],"are":[24,135,206,241],"usually":[25],"designed":[26],"by":[27,212],"using":[28],"a":[29,33,75,172,192,201,233],"platform-based":[30],"approach,":[31],"where":[32],"wide":[34],"range":[35],"of":[36,49,53,74,92,107,162,187,195,203,221,229,235],"customizable":[37],"parameters":[38],"must":[39],"be":[40,115],"tuned":[41],"to":[42,97,114,126,171,190,208,216],"find":[43],"the":[44,50,128,143,180,196,210,218,230,244],"best":[45],"trade-offs":[46],"in":[47,138,243],"terms":[48],"selected":[51],"figures":[52],"merit":[54],"(such":[55],"as":[56],"energy,":[57],"delay":[58],"area).":[60],"This":[61],"optimization":[62,77],"phase":[63,182],"is":[64,111,156],"called":[65],"design":[66,84,161,198],"space":[67,85],"exploration":[68,211],"(DSE)":[69],"it":[71],"generally":[72],"consists":[73,91],"multi-objective":[76],"(MOO)":[78],"problem":[79,130],"with":[80,238],"multiple":[81],"The":[83,104,158],"application-specific":[88,154,214],"MPSoC":[89,155],"architecture":[90,109],"several":[93,120],"parameters,":[94],"mainly":[95],"related":[96],"micro-architecture,":[98],"memory":[99],"hierarchy,":[100],"interconnection":[102],"network.":[103],"total":[105],"amount":[106],"possible":[108],"configurations":[110],"too":[112],"large":[113],"comprehensively":[116],"evaluated.":[117],"So":[118],"far,":[119],"heuristic":[121],"techniques":[122,170,205],"have":[123],"been":[124],"proposed":[125,231],"address":[127],"DSE":[129,151],"MPSoC,":[132],"but":[133],"they":[134],"not":[136],"efficient":[137,150],"handling":[139,176],"constraints":[140,215],"identifying":[142],"Pareto":[144],"front.":[145],"In":[146],"this":[147],"paper,":[148],"methodology":[152,159],"proposed.":[157],"combines":[160],"experiments":[163,188],"(DoEs)":[164],"response":[166],"surface":[167],"modeling":[168],"(RSM)":[169],"new":[173],"technique":[174],"system-level":[177],"First,":[179],"DoE":[181],"generates":[183],"initial":[185],"plan":[186],"used":[189,207],"create":[191],"coarse":[193],"view":[194],"target":[197],"space.":[199],"Then,":[200],"set":[202,234],"RSM":[204],"refine":[209],"exploiting":[213],"identify":[217],"maximum":[219],"number":[220],"feasible":[222],"solutions.":[223],"To":[224],"trade-off":[225],"accuracy":[226],"efficiency":[228],"techniques,":[232],"experimental":[236],"results":[237],"actual":[239],"workloads":[240],"reported":[242],"paper.":[245]},"counts_by_year":[{"year":2019,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2013,"cited_by_count":3}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}