{"id":"https://openalex.org/W2124436295","doi":"https://doi.org/10.1109/sasp.2008.4570781","title":"Application Acceleration with the Explicitly Parallel Operations System - the EPOS Processor","display_name":"Application Acceleration with the Explicitly Parallel Operations System - the EPOS Processor","publication_year":2008,"publication_date":"2008-06-01","ids":{"openalex":"https://openalex.org/W2124436295","doi":"https://doi.org/10.1109/sasp.2008.4570781","mag":"2124436295"},"language":"en","primary_location":{"id":"doi:10.1109/sasp.2008.4570781","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sasp.2008.4570781","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 Symposium on Application Specific Processors","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103718660","display_name":"Alexandros Papakonstantinou","orcid":null},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Alexandros Papakonstantinou","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Illinois, Champaign, USA","Dept. of Electr. & Comput. Eng., Univ. of Illinois, Urbana-Champaign, Urbana, IL"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Illinois, Champaign, USA","institution_ids":["https://openalex.org/I157725225"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Univ. of Illinois, Urbana-Champaign, Urbana, IL","institution_ids":["https://openalex.org/I157725225"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056321228","display_name":"Deming Chen","orcid":"https://orcid.org/0000-0002-3016-0270"},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Deming Chen","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Illinois, Champaign, USA","Dept. of Electr. & Comput. Eng., Univ. of Illinois, Urbana-Champaign, Urbana, IL"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Illinois, Champaign, USA","institution_ids":["https://openalex.org/I157725225"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Univ. of Illinois, Urbana-Champaign, Urbana, IL","institution_ids":["https://openalex.org/I157725225"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103558788","display_name":"W.-mW. Hwu","orcid":null},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Wne-Mei Hwu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Illinois, Champaign, USA","Dept. of Electr. & Comput. Eng., Univ. of Illinois, Urbana-Champaign, Urbana, IL"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Illinois, Champaign, USA","institution_ids":["https://openalex.org/I157725225"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Univ. of Illinois, Urbana-Champaign, Urbana, IL","institution_ids":["https://openalex.org/I157725225"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I157725225"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"2","issue":null,"first_page":"20","last_page":"25"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8604179620742798},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.7239577174186707},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.5755645036697388},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.5653324723243713},{"id":"https://openalex.org/keywords/very-long-instruction-word","display_name":"Very long instruction word","score":0.4868249297142029},{"id":"https://openalex.org/keywords/control-flow","display_name":"Control flow","score":0.4631727337837219},{"id":"https://openalex.org/keywords/instruction-level-parallelism","display_name":"Instruction-level parallelism","score":0.43169647455215454},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.4122939705848694},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.33329910039901733},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.25027433037757874},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.25022226572036743},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.2125328779220581},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.13460195064544678}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8604179620742798},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.7239577174186707},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.5755645036697388},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.5653324723243713},{"id":"https://openalex.org/C170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","level":2,"score":0.4868249297142029},{"id":"https://openalex.org/C160191386","wikidata":"https://www.wikidata.org/wiki/Q868299","display_name":"Control flow","level":2,"score":0.4631727337837219},{"id":"https://openalex.org/C140763907","wikidata":"https://www.wikidata.org/wiki/Q2714055","display_name":"Instruction-level parallelism","level":3,"score":0.43169647455215454},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.4122939705848694},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.33329910039901733},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.25027433037757874},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.25022226572036743},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.2125328779220581},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.13460195064544678}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/sasp.2008.4570781","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sasp.2008.4570781","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 Symposium on Application Specific Processors","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320332222","display_name":"University of Illinois at Urbana-Champaign","ror":"https://ror.org/047426m28"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W12207660","https://openalex.org/W1567363020","https://openalex.org/W1582825607","https://openalex.org/W1979072566","https://openalex.org/W1986535055","https://openalex.org/W2036162899","https://openalex.org/W2063255488","https://openalex.org/W2082085231","https://openalex.org/W2090169195","https://openalex.org/W2097464041","https://openalex.org/W2104683808","https://openalex.org/W2112833506","https://openalex.org/W2115138121","https://openalex.org/W2116299797","https://openalex.org/W2129183345","https://openalex.org/W2137149639","https://openalex.org/W2137204728","https://openalex.org/W2149532390","https://openalex.org/W2151929849","https://openalex.org/W2164228393","https://openalex.org/W2493328864","https://openalex.org/W4238103550","https://openalex.org/W4241473816","https://openalex.org/W6634955528","https://openalex.org/W6659410783"],"related_works":["https://openalex.org/W2145303974","https://openalex.org/W2018918827","https://openalex.org/W2611818882","https://openalex.org/W4250004442","https://openalex.org/W2703495671","https://openalex.org/W2802197431","https://openalex.org/W2993981457","https://openalex.org/W2128998116","https://openalex.org/W2134136106","https://openalex.org/W2562747857"],"abstract_inverted_index":{"Different":[0],"approaches":[1,23],"have":[2],"been":[3],"proposed":[4],"over":[5],"the":[6,34,56,59,67,70,85,99,129,134,146,154,159,162,166],"years":[7],"for":[8],"automatically":[9],"transforming":[10],"High-Level-Languages":[11],"(HLL)":[12],"descriptions":[13],"of":[14,21,58,72,84,128,183],"applications":[15,68],"into":[16],"custom":[17],"hardware":[18],"implementations.":[19],"Most":[20],"these":[22],"however":[24],"are":[25],"confined":[26],"by":[27,77],"basic":[28,60],"block":[29],"level":[30],"parallelism":[31,53,65,131],"described":[32],"within":[33],"CDFGs":[35],"(Control-Data":[36],"Flow":[37],"Graphs).":[38],"In":[39],"this":[40],"work":[41],"we":[42,169],"propose":[43],"a":[44,102,114,174,180],"new":[45,103],"high-level":[46,93,147],"synthesis":[47,94,148],"flow":[48,149],"which":[49],"can":[50],"leverage":[51],"instruction-level":[52,130],"(ILP)":[54],"beyond":[55],"boundary":[57],"blocks.":[61],"We":[62],"extract":[63],"statistical":[64],"from":[66],"through":[69],"use":[71],"Superblocks":[73],"and":[74,158],"Hyperblocks":[75],"formed":[76],"advanced":[78],"front-end":[79,86,135],"compilation":[80,87],"techniques.":[81],"The":[82],"output":[83],"is":[88,113,142,195],"then":[89],"used":[90],"in":[91,95,133,150,161],"our":[92],"order":[96,151],"to":[97,152,198],"map":[98],"application":[100],"onto":[101],"domain-specific":[104,176],"architecture":[105],"named":[106],"EPOS":[107,112,167],"(Explicitly":[108],"Parallel":[109],"Operations":[110],"System).":[111],"stylized":[115],"micro-code":[116],"driven":[117],"processor":[118,177],"equipped":[119],"with":[120,173],"novel":[121,138],"architectural":[122],"features":[123],"that":[124,188],"help":[125],"take":[126],"advantage":[127],"generated":[132],"compilation.":[136],"A":[137],"forwarding-path":[139],"optimization":[140],"engine":[141],"also":[143],"employed":[144],"during":[145],"minimize":[153],"long":[155],"interconnection":[156],"wires":[157],"multiplexers":[160],"processor.":[163],"To":[164],"evaluate":[165],"processor,":[168],"compare":[170],"its":[171],"performance":[172,190],"previous":[175],"NISC":[178],"on":[179,193],"common":[181],"set":[182],"benchmarks.":[184],"Experimental":[185],"results":[186],"show":[187],"significant":[189],"gain":[191],"(3.45X":[192],"average)":[194],"obtained":[196],"compared":[197],"NISC.":[199]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}