{"id":"https://openalex.org/W2073526587","doi":"https://doi.org/10.1109/sasp.2008.4570780","title":"Custom Instruction Generation with High-Level Synthesis","display_name":"Custom Instruction Generation with High-Level Synthesis","publication_year":2008,"publication_date":"2008-06-01","ids":{"openalex":"https://openalex.org/W2073526587","doi":"https://doi.org/10.1109/sasp.2008.4570780","mag":"2073526587"},"language":"en","primary_location":{"id":"doi:10.1109/sasp.2008.4570780","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sasp.2008.4570780","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 Symposium on Application Specific Processors","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102316024","display_name":"Kenshu Seto","orcid":null},"institutions":[{"id":"https://openalex.org/I98083888","display_name":"Musashi University","ror":"https://ror.org/05qp61e83","country_code":"JP","type":"education","lineage":["https://openalex.org/I98083888"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kenshu Seto","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, Musashi Institute of Technology, Japan","Dept. of Electr. & Electron. Eng., Musashi Inst. of Technol., Tokyo"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, Musashi Institute of Technology, Japan","institution_ids":["https://openalex.org/I98083888"]},{"raw_affiliation_string":"Dept. of Electr. & Electron. Eng., Musashi Inst. of Technol., Tokyo","institution_ids":["https://openalex.org/I98083888"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5017543455","display_name":"Masahiro Fujita","orcid":"https://orcid.org/0000-0001-7078-6844"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masahiro Fujita","raw_affiliation_strings":["VLSI Design and Education Center, University of Tokyo, Japan","VLSI Design and Education Center, University of Tokyo. Email: fujita@ee.t.u-tokyo.ac.jp#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VLSI Design and Education Center, University of Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]},{"raw_affiliation_string":"VLSI Design and Education Center, University of Tokyo. Email: fujita@ee.t.u-tokyo.ac.jp#TAB#","institution_ids":["https://openalex.org/I74801974"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"14","last_page":"19"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8555166721343994},{"id":"https://openalex.org/keywords/operand","display_name":"Operand","score":0.844111442565918},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.6301047205924988},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5652590990066528},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5615482330322266},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.5463058352470398},{"id":"https://openalex.org/keywords/encoding","display_name":"Encoding (memory)","score":0.4830080270767212},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.4788525104522705},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.22957956790924072},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2281511425971985},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.2210899293422699},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.12367847561836243}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8555166721343994},{"id":"https://openalex.org/C55526617","wikidata":"https://www.wikidata.org/wiki/Q719375","display_name":"Operand","level":2,"score":0.844111442565918},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.6301047205924988},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5652590990066528},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5615482330322266},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.5463058352470398},{"id":"https://openalex.org/C125411270","wikidata":"https://www.wikidata.org/wiki/Q18653","display_name":"Encoding (memory)","level":2,"score":0.4830080270767212},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4788525104522705},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.22957956790924072},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2281511425971985},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.2210899293422699},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.12367847561836243}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/sasp.2008.4570780","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sasp.2008.4570780","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 Symposium on Application Specific Processors","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4099999964237213,"display_name":"Decent work and economic growth","id":"https://metadata.un.org/sdg/8"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W2012098630","https://openalex.org/W2034841960","https://openalex.org/W2093842169","https://openalex.org/W2096820905","https://openalex.org/W2118312929","https://openalex.org/W2121507132","https://openalex.org/W2124178168","https://openalex.org/W2124871266","https://openalex.org/W2141516641","https://openalex.org/W2150843905","https://openalex.org/W2152631561","https://openalex.org/W2154051217","https://openalex.org/W2155314350","https://openalex.org/W2169406908","https://openalex.org/W2493328864","https://openalex.org/W4235973983","https://openalex.org/W4251103492","https://openalex.org/W6682296091"],"related_works":["https://openalex.org/W4389476319","https://openalex.org/W4250699891","https://openalex.org/W4241438378","https://openalex.org/W2111003880","https://openalex.org/W1998013902","https://openalex.org/W2113248385","https://openalex.org/W4243878930","https://openalex.org/W2550108858","https://openalex.org/W2120479043","https://openalex.org/W4230968524"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,21,32],"novel":[4],"approach":[5,30,47,106],"for":[6],"automatic":[7],"custom":[8,23,36,52,67,109],"instruction":[9,24,96],"set":[10],"generation":[11],"with":[12,77,111],"high-level":[13],"synthesis":[14],"techniques.":[15],"Unlike":[16],"previous":[17],"approaches":[18],"which":[19],"generate":[20,51,108],"single":[22],"from":[25,38,54],"each":[26,39],"subgraph,":[27],"the":[28,45,93,99],"proposed":[29,46,105],"generates":[31],"sequence":[33],"of":[34,42,80,98,114],"multiple":[35,55,57],"instructions":[37,53,110],"subgraph.":[40],"Because":[41],"this":[43],"feature,":[44],"can":[48,107],"not":[49],"only":[50],"inputs":[56],"outputs":[58],"(MIMO)":[59],"subgraphs":[60],"but":[61],"also":[62],"enables":[63],"resource":[64],"sharing":[65],"among":[66],"instructions.":[68],"The":[69],"technique":[70],"is":[71],"widely":[72],"applicable":[73],"to":[74],"extensible":[75],"processors":[76],"limited":[78],"numbers":[79],"operands":[81],"per":[82],"instruction,":[83],"such":[84],"as":[85],"RISCs,":[86],"since":[87],"it":[88],"requires":[89],"minimal":[90],"changes":[91],"in":[92],"architecture":[94],"and":[95,116],"encoding":[97],"processors.":[100],"Experimental":[101],"results":[102],"show":[103],"that":[104],"average":[112],"speedups":[113],"20.5%":[115],"significant":[117],"area":[118],"reduction.":[119]},"counts_by_year":[{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}