{"id":"https://openalex.org/W2001078994","doi":"https://doi.org/10.1109/sarnof.2015.7324649","title":"A 2.48Gb/s FPGA-based QC-LDPC decoder: An algorithmic compiler implementation","display_name":"A 2.48Gb/s FPGA-based QC-LDPC decoder: An algorithmic compiler implementation","publication_year":2015,"publication_date":"2015-09-01","ids":{"openalex":"https://openalex.org/W2001078994","doi":"https://doi.org/10.1109/sarnof.2015.7324649","mag":"2001078994"},"language":"en","primary_location":{"id":"doi:10.1109/sarnof.2015.7324649","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sarnof.2015.7324649","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 36th IEEE Sarnoff Symposium","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5017866993","display_name":"Swapnil Mhaske","orcid":"https://orcid.org/0000-0002-0702-1766"},"institutions":[{"id":"https://openalex.org/I4210124763","display_name":"National Instruments (United States)","ror":"https://ror.org/026exqw73","country_code":"US","type":"company","lineage":["https://openalex.org/I4210117810","https://openalex.org/I4210124763"]},{"id":"https://openalex.org/I102322142","display_name":"Rutgers, The State University of New Jersey","ror":"https://ror.org/05vt9qd57","country_code":"US","type":"education","lineage":["https://openalex.org/I102322142"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Swapnil Mhaske","raw_affiliation_strings":["National Instruments Corporation, Austin, TX, USA","Wireless Information Network Laboratory, Rutgers University, New Brunswick, NJ, USA"],"affiliations":[{"raw_affiliation_string":"National Instruments Corporation, Austin, TX, USA","institution_ids":["https://openalex.org/I4210124763"]},{"raw_affiliation_string":"Wireless Information Network Laboratory, Rutgers University, New Brunswick, NJ, USA","institution_ids":["https://openalex.org/I102322142"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090867835","display_name":"David Uliana","orcid":null},"institutions":[{"id":"https://openalex.org/I4210124763","display_name":"National Instruments (United States)","ror":"https://ror.org/026exqw73","country_code":"US","type":"company","lineage":["https://openalex.org/I4210117810","https://openalex.org/I4210124763"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"David Uliana","raw_affiliation_strings":["National Instruments Corporation, Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"National Instruments Corporation, Austin, TX, USA","institution_ids":["https://openalex.org/I4210124763"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050604337","display_name":"Hojin Kee","orcid":"https://orcid.org/0000-0001-8841-183X"},"institutions":[{"id":"https://openalex.org/I4210124763","display_name":"National Instruments (United States)","ror":"https://ror.org/026exqw73","country_code":"US","type":"company","lineage":["https://openalex.org/I4210117810","https://openalex.org/I4210124763"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hojin Kee","raw_affiliation_strings":["National Instruments Corporation, Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"National Instruments Corporation, Austin, TX, USA","institution_ids":["https://openalex.org/I4210124763"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039103427","display_name":"Tai Ly","orcid":null},"institutions":[{"id":"https://openalex.org/I4210124763","display_name":"National Instruments (United States)","ror":"https://ror.org/026exqw73","country_code":"US","type":"company","lineage":["https://openalex.org/I4210117810","https://openalex.org/I4210124763"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tai Ly","raw_affiliation_strings":["National Instruments Corporation, Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"National Instruments Corporation, Austin, TX, USA","institution_ids":["https://openalex.org/I4210124763"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081179250","display_name":"Ahsan Aziz","orcid":null},"institutions":[{"id":"https://openalex.org/I4210124763","display_name":"National Instruments (United States)","ror":"https://ror.org/026exqw73","country_code":"US","type":"company","lineage":["https://openalex.org/I4210117810","https://openalex.org/I4210124763"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ahsan Aziz","raw_affiliation_strings":["National Instruments Corporation, Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"National Instruments Corporation, Austin, TX, USA","institution_ids":["https://openalex.org/I4210124763"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5090245711","display_name":"Predrag Spasojevi\u0107","orcid":"https://orcid.org/0000-0002-4244-6698"},"institutions":[{"id":"https://openalex.org/I102322142","display_name":"Rutgers, The State University of New Jersey","ror":"https://ror.org/05vt9qd57","country_code":"US","type":"education","lineage":["https://openalex.org/I102322142"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Predrag Spasojevic","raw_affiliation_strings":["Wireless Information Network Laboratory, Rutgers University, New Brunswick, NJ, USA"],"affiliations":[{"raw_affiliation_string":"Wireless Information Network Laboratory, Rutgers University, New Brunswick, NJ, USA","institution_ids":["https://openalex.org/I102322142"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5017866993"],"corresponding_institution_ids":["https://openalex.org/I102322142","https://openalex.org/I4210124763"],"apc_list":null,"apc_paid":null,"fwci":1.9969,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.87907607,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"88","last_page":"93"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10125","display_name":"Advanced Wireless Communication Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10796","display_name":"Cooperative Communication and Network Coding","score":0.9941999912261963,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8572219610214233},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7106286883354187},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.6838552951812744},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.6341484785079956},{"id":"https://openalex.org/keywords/low-density-parity-check-code","display_name":"Low-density parity-check code","score":0.6105729937553406},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4603443443775177},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.4262532591819763},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.4232529103755951},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.4137040674686432},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4131013751029968},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.3305532932281494},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.32983678579330444},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1817171275615692},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.14004096388816833}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8572219610214233},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7106286883354187},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.6838552951812744},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.6341484785079956},{"id":"https://openalex.org/C67692717","wikidata":"https://www.wikidata.org/wiki/Q187444","display_name":"Low-density parity-check code","level":3,"score":0.6105729937553406},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4603443443775177},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.4262532591819763},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.4232529103755951},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.4137040674686432},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4131013751029968},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.3305532932281494},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.32983678579330444},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1817171275615692},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.14004096388816833},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/sarnof.2015.7324649","is_oa":false,"landing_page_url":"https://doi.org/10.1109/sarnof.2015.7324649","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 36th IEEE Sarnoff Symposium","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.5}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W5553415","https://openalex.org/W2038528924","https://openalex.org/W2046091144","https://openalex.org/W2074692429","https://openalex.org/W2087919239","https://openalex.org/W2128765501","https://openalex.org/W2133068391","https://openalex.org/W2137813581","https://openalex.org/W2151296558","https://openalex.org/W6659973428"],"related_works":["https://openalex.org/W3004362061","https://openalex.org/W4297665406","https://openalex.org/W2364622490","https://openalex.org/W2383986884","https://openalex.org/W2356141508","https://openalex.org/W1735031787","https://openalex.org/W2749962643","https://openalex.org/W2390807153","https://openalex.org/W2110818533","https://openalex.org/W2042515040"],"abstract_inverted_index":{"The":[0],"increasing":[1],"data":[2],"rates":[3],"expected":[4],"to":[5,34,52,69,89,101,134],"be":[6],"of":[7,10,21,27,56,128,163,173],"the":[8,18,22,28,54,74,77,81,86,98,112,117,125,129,143,147,161,169],"order":[9],"Gb/s":[11],"for":[12,41],"future":[13],"wireless":[14,43],"systems":[15,26],"directly":[16],"impact":[17],"throughput":[19,55],"requirements":[20],"modulation":[23],"and":[24],"coding":[25,39],"physical":[29],"layer.":[30],"In":[31],"an":[32,66,183],"effort":[33],"design":[35],"a":[36,57,103,135,174,180],"suitable":[37],"channel":[38],"solution":[40],"5G":[42],"systems,":[44],"in":[45,76,80,116,146],"this":[46,165,167],"brief":[47],"we":[48,84],"present":[49],"two":[50],"approaches":[51],"improve":[53],"Quasi-Cyclic":[58],"Low-Density":[59],"Parity-Check":[60],"(QC-LDPC)":[61],"decoder":[62,75,87,106,131,178],"architecture.":[63,93],"While":[64],"providing":[65],"algorithmic":[67,144,184],"method":[68],"enhance":[70],"parallel":[71],"processing":[72],"within":[73],"first":[78],"approach,":[79],"second":[82,99],"approach":[83,100],"apply":[85],"architecture":[88],"achieve":[90],"another":[91],"highly-parallel":[92],"We":[94],"have":[95],"successfully":[96],"validated":[97],"get":[102],"2.48Gb/s":[104],"QC-LDPC":[105,177],"implementation":[107,172],"operating":[108],"at":[109,160],"200MHz":[110],"on":[111,179],"Xilinx":[113],"Kintex-7":[114],"FPGA":[115],"NI":[118],"USRP-2953R.":[119],"For":[120],"rapid-prototyping":[121],"our":[122,158],"research":[123],"findings,":[124],"high-level":[126],"description":[127],"entire":[130],"was":[132],"translated":[133],"Hardware":[136],"Description":[137],"Language":[138],"(HDL),":[139],"namely":[140],"VHDL,":[141],"using":[142,182],"compiler":[145],"National":[148],"Instruments":[149],"LabVIEW\u2122":[150],"Communication":[151],"System":[152],"Design":[153],"Suite":[154],"(CSDS\u2122).":[155],"As":[156],"per":[157],"knowledge,":[159],"time":[162],"writing":[164],"paper,":[166],"is":[168],"fastest":[170],"FPGA-based":[171],"standard":[175],"compliant":[176],"USRP":[181],"compiler.":[185]},"counts_by_year":[{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":4},{"year":2016,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}
