{"id":"https://openalex.org/W2798994962","doi":"https://doi.org/10.1109/samos.2017.8344605","title":"Exploring different execution paradigms in exposed datapath architectures with buffered processing units","display_name":"Exploring different execution paradigms in exposed datapath architectures with buffered processing units","publication_year":2017,"publication_date":"2017-07-01","ids":{"openalex":"https://openalex.org/W2798994962","doi":"https://doi.org/10.1109/samos.2017.8344605","mag":"2798994962"},"language":"en","primary_location":{"id":"doi:10.1109/samos.2017.8344605","is_oa":false,"landing_page_url":"https://doi.org/10.1109/samos.2017.8344605","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5062452614","display_name":"Anoop Bhagyanath","orcid":"https://orcid.org/0000-0001-7866-5983"},"institutions":[{"id":"https://openalex.org/I153267046","display_name":"University of Kaiserslautern","ror":"https://ror.org/04zrf7b53","country_code":"DE","type":"education","lineage":["https://openalex.org/I153267046"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Anoop Bhagyanath","raw_affiliation_strings":["Department of Computer Science, University of Kaiserslautern, Germany"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Kaiserslautern, Germany","institution_ids":["https://openalex.org/I153267046"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5081184867","display_name":"Klaus Schneider","orcid":"https://orcid.org/0000-0002-1305-7132"},"institutions":[{"id":"https://openalex.org/I153267046","display_name":"University of Kaiserslautern","ror":"https://ror.org/04zrf7b53","country_code":"DE","type":"education","lineage":["https://openalex.org/I153267046"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Klaus Schneider","raw_affiliation_strings":["Department of Computer Science, University of Kaiserslautern, Germany"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Kaiserslautern, Germany","institution_ids":["https://openalex.org/I153267046"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5062452614"],"corresponding_institution_ids":["https://openalex.org/I153267046"],"apc_list":null,"apc_paid":null,"fwci":0.4536,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.65533268,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.866173505783081},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8607814311981201},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5901745557785034},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5458120107650757},{"id":"https://openalex.org/keywords/dataflow","display_name":"Dataflow","score":0.5149651169776917},{"id":"https://openalex.org/keywords/instruction-level-parallelism","display_name":"Instruction-level parallelism","score":0.49794483184814453},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.451579213142395},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.33878690004348755},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.25734764337539673},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.12991952896118164}],"concepts":[{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.866173505783081},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8607814311981201},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5901745557785034},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5458120107650757},{"id":"https://openalex.org/C96324660","wikidata":"https://www.wikidata.org/wiki/Q205446","display_name":"Dataflow","level":2,"score":0.5149651169776917},{"id":"https://openalex.org/C140763907","wikidata":"https://www.wikidata.org/wiki/Q2714055","display_name":"Instruction-level parallelism","level":3,"score":0.49794483184814453},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.451579213142395},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.33878690004348755},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.25734764337539673},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.12991952896118164}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/samos.2017.8344605","is_oa":false,"landing_page_url":"https://doi.org/10.1109/samos.2017.8344605","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W1480909796","https://openalex.org/W1506585561","https://openalex.org/W1579041286","https://openalex.org/W1645097628","https://openalex.org/W1976592280","https://openalex.org/W2024598204","https://openalex.org/W2080859692","https://openalex.org/W2099220296","https://openalex.org/W2102081731","https://openalex.org/W2103845095","https://openalex.org/W2111854880","https://openalex.org/W2120505393","https://openalex.org/W2142501475","https://openalex.org/W2144430894","https://openalex.org/W2154332652","https://openalex.org/W2170585292","https://openalex.org/W2171732229","https://openalex.org/W2294034716","https://openalex.org/W2399145680","https://openalex.org/W2565417786","https://openalex.org/W2768980428","https://openalex.org/W4236258190","https://openalex.org/W4242368470","https://openalex.org/W4250857881","https://openalex.org/W6636825111","https://openalex.org/W6712801248","https://openalex.org/W6817363484"],"related_works":["https://openalex.org/W1580556151","https://openalex.org/W2144463068","https://openalex.org/W2185915791","https://openalex.org/W2129565950","https://openalex.org/W37969803","https://openalex.org/W2120705320","https://openalex.org/W1996820488","https://openalex.org/W2154356865","https://openalex.org/W2158030625","https://openalex.org/W2169479409"],"abstract_inverted_index":{"Exposed":[0],"datapath":[1,31,63],"processor":[2],"architectures":[3,64],"allow":[4],"the":[5,57,73,99,130,147],"software":[6],"to":[7,42],"bypass":[8],"register":[9],"usage":[10],"by":[11,120,134],"directly":[12],"moving":[13],"intermediate":[14],"results":[15,127],"between":[16,93,143],"processing":[17,38,67],"units":[18,39,68],"with":[19,40,65],"suitable":[20],"instructions.":[21],"Synchronous":[22],"Control":[23],"Asynchronous":[24],"Dataflow":[25],"(SCAD)":[26],"is":[27],"a":[28,35,91,140],"new":[29],"exposed":[30,62],"architecture":[32,138],"consisting":[33],"of":[34,37,60,75,87,101,149],"grid":[36],"buffers":[41],"store":[43],"their":[44],"input":[45],"and":[46,69,98,111,146],"output":[47],"values.":[48],"Code":[49],"generation":[50],"inspired":[51],"from":[52],"queue":[53],"machines":[54],"can":[55,70],"utilize":[56],"bypassing":[58],"capability":[59],"such":[61],"buffered":[66],"completely":[71],"eliminate":[72],"use":[74,100,148],"registers":[76],"this":[77,80],"way.":[78],"In":[79],"paper,":[81],"we":[82,107,118],"consider":[83],"different":[84],"execution":[85,131],"paradigms":[86],"SCAD":[88,137],"that":[89,105,117,129],"make":[90],"compromise":[92,142],"hardware":[94,96,144,154],"complexity,":[95],"scalability,":[97],"instruction-level":[102,150],"parallelism.":[103],"To":[104],"end,":[106],"study":[108],"both":[109],"resource-":[110],"time-optimal":[112],"code":[113],"for":[114],"all":[115],"variants":[116],"determine":[119],"satisfiability":[121],"modulo":[122],"theories":[123],"(SMT)":[124],"solvers.":[125],"Experimental":[126],"show":[128],"paradigm":[132],"followed":[133],"our":[135],"original":[136],"makes":[139],"reasonable":[141],"complexity":[145],"parallelism":[151],"while":[152],"maintaining":[153],"scalability.":[155]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}