{"id":"https://openalex.org/W2576197559","doi":"https://doi.org/10.1109/samos.2016.7818376","title":"Incorporating rapid design assembly into a virtual prototyping environment","display_name":"Incorporating rapid design assembly into a virtual prototyping environment","publication_year":2016,"publication_date":"2016-07-01","ids":{"openalex":"https://openalex.org/W2576197559","doi":"https://doi.org/10.1109/samos.2016.7818376","mag":"2576197559"},"language":"en","primary_location":{"id":"doi:10.1109/samos.2016.7818376","is_oa":false,"landing_page_url":"https://doi.org/10.1109/samos.2016.7818376","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation (SAMOS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5052355941","display_name":"Ryan Marlow","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Ryan Marlow","raw_affiliation_strings":["Consolidated Logic Incorporated, Blacksburg, VA, USA"],"affiliations":[{"raw_affiliation_string":"Consolidated Logic Incorporated, Blacksburg, VA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068359836","display_name":"Shenghou Ma","orcid":null},"institutions":[{"id":"https://openalex.org/I859038795","display_name":"Virginia Tech","ror":"https://ror.org/02smfhw86","country_code":"US","type":"education","lineage":["https://openalex.org/I859038795"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shenghou Ma","raw_affiliation_strings":["Bradley Department of Electrical and Computer Engineering, Virginia Polytechnic Institute and State University, Blacksburg, VA, USA"],"affiliations":[{"raw_affiliation_string":"Bradley Department of Electrical and Computer Engineering, Virginia Polytechnic Institute and State University, Blacksburg, VA, USA","institution_ids":["https://openalex.org/I859038795"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100379917","display_name":"Kevin Lee","orcid":"https://orcid.org/0000-0002-2730-9150"},"institutions":[{"id":"https://openalex.org/I859038795","display_name":"Virginia Tech","ror":"https://ror.org/02smfhw86","country_code":"US","type":"education","lineage":["https://openalex.org/I859038795"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kevin Lee","raw_affiliation_strings":["Bradley Department of Electrical and Computer Engineering, Virginia Polytechnic Institute and State University, Blacksburg, VA, USA"],"affiliations":[{"raw_affiliation_string":"Bradley Department of Electrical and Computer Engineering, Virginia Polytechnic Institute and State University, Blacksburg, VA, USA","institution_ids":["https://openalex.org/I859038795"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022398248","display_name":"Andrew Love","orcid":null},"institutions":[{"id":"https://openalex.org/I859038795","display_name":"Virginia Tech","ror":"https://ror.org/02smfhw86","country_code":"US","type":"education","lineage":["https://openalex.org/I859038795"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Andrew Love","raw_affiliation_strings":["Bradley Department of Electrical and Computer Engineering, Virginia Polytechnic Institute and State University, Blacksburg, VA, USA"],"affiliations":[{"raw_affiliation_string":"Bradley Department of Electrical and Computer Engineering, Virginia Polytechnic Institute and State University, Blacksburg, VA, USA","institution_ids":["https://openalex.org/I859038795"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111933984","display_name":"Peter Athanas","orcid":null},"institutions":[{"id":"https://openalex.org/I859038795","display_name":"Virginia Tech","ror":"https://ror.org/02smfhw86","country_code":"US","type":"education","lineage":["https://openalex.org/I859038795"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Peter Athanas","raw_affiliation_strings":["Bradley Department of Electrical and Computer Engineering, Virginia Polytechnic Institute and State University, Blacksburg, VA, USA"],"affiliations":[{"raw_affiliation_string":"Bradley Department of Electrical and Computer Engineering, Virginia Polytechnic Institute and State University, Blacksburg, VA, USA","institution_ids":["https://openalex.org/I859038795"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5052355941"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.15720439,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"378","last_page":"383"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9918000102043152,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9918000102043152,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12607","display_name":"Personal Information Management and User Behavior","score":0.9914000034332275,"subfield":{"id":"https://openalex.org/subfields/1802","display_name":"Information Systems and Management"},"field":{"id":"https://openalex.org/fields/18","display_name":"Decision Sciences"},"domain":{"id":"https://openalex.org/domains/2","display_name":"Social Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9682000279426575,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.761459469795227},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.7559191584587097},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7058723568916321},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.689592719078064},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.6882079839706421},{"id":"https://openalex.org/keywords/virtual-prototyping","display_name":"Virtual prototyping","score":0.6739125847816467},{"id":"https://openalex.org/keywords/compile-time","display_name":"Compile time","score":0.6472407579421997},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6307026743888855},{"id":"https://openalex.org/keywords/rapid-prototyping","display_name":"Rapid prototyping","score":0.5713714361190796},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5665321946144104},{"id":"https://openalex.org/keywords/software-prototyping","display_name":"Software prototyping","score":0.5587356686592102},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5105351209640503},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.44899338483810425},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.42234665155410767},{"id":"https://openalex.org/keywords/virtual-machine","display_name":"Virtual machine","score":0.4140293300151825},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.35497593879699707},{"id":"https://openalex.org/keywords/software-development","display_name":"Software development","score":0.19191190600395203},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13079878687858582},{"id":"https://openalex.org/keywords/simulation","display_name":"Simulation","score":0.10359635949134827}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.761459469795227},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.7559191584587097},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7058723568916321},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.689592719078064},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.6882079839706421},{"id":"https://openalex.org/C2780991453","wikidata":"https://www.wikidata.org/wiki/Q3408177","display_name":"Virtual prototyping","level":2,"score":0.6739125847816467},{"id":"https://openalex.org/C200833197","wikidata":"https://www.wikidata.org/wiki/Q333707","display_name":"Compile time","level":3,"score":0.6472407579421997},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6307026743888855},{"id":"https://openalex.org/C2780395129","wikidata":"https://www.wikidata.org/wiki/Q1128971","display_name":"Rapid prototyping","level":2,"score":0.5713714361190796},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5665321946144104},{"id":"https://openalex.org/C2776697782","wikidata":"https://www.wikidata.org/wiki/Q576460","display_name":"Software prototyping","level":4,"score":0.5587356686592102},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5105351209640503},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.44899338483810425},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.42234665155410767},{"id":"https://openalex.org/C25344961","wikidata":"https://www.wikidata.org/wiki/Q192726","display_name":"Virtual machine","level":2,"score":0.4140293300151825},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.35497593879699707},{"id":"https://openalex.org/C529173508","wikidata":"https://www.wikidata.org/wiki/Q638608","display_name":"Software development","level":3,"score":0.19191190600395203},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13079878687858582},{"id":"https://openalex.org/C44154836","wikidata":"https://www.wikidata.org/wiki/Q45045","display_name":"Simulation","level":1,"score":0.10359635949134827},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/samos.2016.7818376","is_oa":false,"landing_page_url":"https://doi.org/10.1109/samos.2016.7818376","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation (SAMOS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.44999998807907104}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W77071053","https://openalex.org/W82234358","https://openalex.org/W322667242","https://openalex.org/W1564071570","https://openalex.org/W1715846772","https://openalex.org/W2036625316","https://openalex.org/W2038368020","https://openalex.org/W2064258400","https://openalex.org/W2103260577","https://openalex.org/W2277749839","https://openalex.org/W2341909296","https://openalex.org/W2590428348","https://openalex.org/W4249832570","https://openalex.org/W6603276775","https://openalex.org/W6659785035"],"related_works":["https://openalex.org/W2149166411","https://openalex.org/W2535403365","https://openalex.org/W1996847729","https://openalex.org/W2059100687","https://openalex.org/W2086408809","https://openalex.org/W1486911645","https://openalex.org/W1963811688","https://openalex.org/W3015414207","https://openalex.org/W1676660241","https://openalex.org/W1614428294"],"abstract_inverted_index":{"Implementation":[0],"times":[1,15,80],"for":[2,133],"moderate":[3],"to":[4,39,60,81],"large":[5],"designs":[6],"targeting":[7],"FPGAs":[8],"can":[9,98],"be":[10],"formidable.":[11],"When":[12],"FPGA":[13,76,166],"compile":[14,22,79,85,99],"exceed":[16],"that":[17,70,82,93],"of":[18,75,83,136,139,148],"a":[19,68,89,109,112,119,131,140,153],"typical":[20],"software":[21,84],"time,":[23],"virtual":[24,141],"prototyping":[25,31,91,142],"environments":[26],"become":[27],"increasingly":[28],"attractive.":[29],"Virtual":[30],"environments,":[32],"however,":[33],"are":[34,57],"limited":[35],"in":[36,104],"their":[37],"ability":[38],"capture":[40],"and":[41,53,56,164],"operate":[42],"on":[43],"live":[44],"data,":[45],"sometimes":[46],"exhibit":[47],"behavior":[48],"mismatches":[49],"between":[50],"the":[51,72,137,146,150],"modeled,":[52],"implemented":[54],"domain,":[55],"often":[58],"constrained":[59],"sub-realtime":[61],"performance.":[62],"Rapid":[63],"design":[64,103],"assembly":[65,122],"(RDA)":[66],"is":[67,88,107],"technology":[69],"enables":[71],"fast":[73],"creation":[74],"bitstreams,":[77],"reducing":[78],"times.":[86],"RDA":[87,106,158],"rapid":[90],"framework":[92,132],"targets":[94,160],"real":[95],"hardware,":[96],"yet":[97,144],"an":[100],"arbitrary":[101],"modular":[102,121],"seconds.":[105],"not":[108],"network-on-chip,":[110],"nor":[111],"slot-based":[113],"partial":[114],"reconfiguration":[115],"flow,":[116],"but":[117],"instead":[118],"free-form":[120],"tool":[123],"unlike":[124],"anything":[125],"presently":[126],"available.":[127],"This":[128],"paper":[129],"presents":[130],"retaining":[134],"all":[135],"benefits":[138],"environment,":[143],"adds":[145],"capability":[147],"deploying":[149],"prototype":[151],"into":[152],"real-time":[154],"hardware/software":[155],"system.":[156],"The":[157],"environment":[159],"contemporary":[161],"Xilinx":[162],"7-Series":[163],"UltraScale":[165],"families.":[167]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}