{"id":"https://openalex.org/W2575436408","doi":"https://doi.org/10.1109/samos.2016.7818374","title":"Black box ESL power estimation for loosely-timed TLM models","display_name":"Black box ESL power estimation for loosely-timed TLM models","publication_year":2016,"publication_date":"2016-07-01","ids":{"openalex":"https://openalex.org/W2575436408","doi":"https://doi.org/10.1109/samos.2016.7818374","mag":"2575436408"},"language":"en","primary_location":{"id":"doi:10.1109/samos.2016.7818374","is_oa":false,"landing_page_url":"https://doi.org/10.1109/samos.2016.7818374","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation (SAMOS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5051885547","display_name":"Gereon Onnebrink","orcid":"https://orcid.org/0000-0003-1321-8458"},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Gereon Onnebrink","raw_affiliation_strings":["Institute for Communication Technologies and Embedded Systems RWTH Aachen University, Germany"],"affiliations":[{"raw_affiliation_string":"Institute for Communication Technologies and Embedded Systems RWTH Aachen University, Germany","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023470562","display_name":"Rainer Leupers","orcid":"https://orcid.org/0000-0002-6735-3033"},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Rainer Leupers","raw_affiliation_strings":["Institute for Communication Technologies and Embedded Systems RWTH Aachen University, Germany"],"affiliations":[{"raw_affiliation_string":"Institute for Communication Technologies and Embedded Systems RWTH Aachen University, Germany","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050903837","display_name":"Gerd Ascheid","orcid":"https://orcid.org/0000-0003-4068-3558"},"institutions":[{"id":"https://openalex.org/I887968799","display_name":"RWTH Aachen University","ror":"https://ror.org/04xfq0f34","country_code":"DE","type":"education","lineage":["https://openalex.org/I887968799"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Gerd Ascheid","raw_affiliation_strings":["Institute for Communication Technologies and Embedded Systems RWTH Aachen University, Germany"],"affiliations":[{"raw_affiliation_string":"Institute for Communication Technologies and Embedded Systems RWTH Aachen University, Germany","institution_ids":["https://openalex.org/I887968799"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5061185126","display_name":"Stefan Sch\u00fcrmans","orcid":null},"institutions":[{"id":"https://openalex.org/I4210095489","display_name":"Itasca Consultants (Germany)","ror":"https://ror.org/00kjw1h22","country_code":"DE","type":"company","lineage":["https://openalex.org/I4210095489","https://openalex.org/I4210161448"]},{"id":"https://openalex.org/I4210087817","display_name":"Software (Germany)","ror":"https://ror.org/004g36n56","country_code":"DE","type":"company","lineage":["https://openalex.org/I4210087817"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Stefan Schurmans","raw_affiliation_strings":["Silexica Software Solutions GmbH Aachen, Germany"],"affiliations":[{"raw_affiliation_string":"Silexica Software Solutions GmbH Aachen, Germany","institution_ids":["https://openalex.org/I4210095489","https://openalex.org/I4210087817"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5051885547"],"corresponding_institution_ids":["https://openalex.org/I887968799"],"apc_list":null,"apc_paid":null,"fwci":2.2628,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.88061283,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"366","last_page":"371"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.8893570303916931},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7977150678634644},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.7808486223220825},{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.747311532497406},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.7092219591140747},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6336274743080139},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.5647280216217041},{"id":"https://openalex.org/keywords/black-box","display_name":"Black box","score":0.5385521650314331},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.49496525526046753},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4793058931827545},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.4524598717689514},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.4441795349121094},{"id":"https://openalex.org/keywords/coding","display_name":"Coding (social sciences)","score":0.41771817207336426},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.39801132678985596},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.2926400899887085},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.25712066888809204}],"concepts":[{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.8893570303916931},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7977150678634644},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.7808486223220825},{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.747311532497406},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.7092219591140747},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6336274743080139},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.5647280216217041},{"id":"https://openalex.org/C94966114","wikidata":"https://www.wikidata.org/wiki/Q29256","display_name":"Black box","level":2,"score":0.5385521650314331},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.49496525526046753},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4793058931827545},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.4524598717689514},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.4441795349121094},{"id":"https://openalex.org/C179518139","wikidata":"https://www.wikidata.org/wiki/Q5140297","display_name":"Coding (social sciences)","level":2,"score":0.41771817207336426},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.39801132678985596},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.2926400899887085},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.25712066888809204},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/samos.2016.7818374","is_oa":false,"landing_page_url":"https://doi.org/10.1109/samos.2016.7818374","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation (SAMOS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.41999998688697815,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W160949839","https://openalex.org/W1568192366","https://openalex.org/W1686420892","https://openalex.org/W1984281083","https://openalex.org/W2004340162","https://openalex.org/W2039624814","https://openalex.org/W2042678339","https://openalex.org/W2057709435","https://openalex.org/W2075962313","https://openalex.org/W2102727118","https://openalex.org/W2117379562","https://openalex.org/W2125829254","https://openalex.org/W2132074508","https://openalex.org/W2144293278","https://openalex.org/W2209796692","https://openalex.org/W2210220439","https://openalex.org/W2216509856","https://openalex.org/W2259595829","https://openalex.org/W3139709947","https://openalex.org/W3140903683","https://openalex.org/W4232751114","https://openalex.org/W4234966827","https://openalex.org/W4251095810","https://openalex.org/W6792941224"],"related_works":["https://openalex.org/W2790192245","https://openalex.org/W2576551918","https://openalex.org/W3206586607","https://openalex.org/W1996984607","https://openalex.org/W2159088510","https://openalex.org/W2548514518","https://openalex.org/W2170029576","https://openalex.org/W2059569687","https://openalex.org/W2975035977","https://openalex.org/W2146455550"],"abstract_inverted_index":{"Design":[0],"space":[1],"exploration":[2],"(DSE)":[3],"at":[4,51],"system":[5],"level":[6,55],"needs":[7],"to":[8,14],"cover":[9],"all":[10],"parameters":[11],"and":[12,21,27,40,112,121],"has":[13],"find":[15],"the":[16,44,57,68,71,93,115,119,122,127],"best":[17],"trade-off":[18],"between":[19],"performance":[20],"power":[22,61,83,94],"of":[23,59,70,91,109],"modern":[24],"heterogeneous":[25],"multi-":[26],"many-processor":[28],"SoCs":[29],"(MPSoC).":[30],"Modelling":[31],"virtual":[32,72],"platforms":[33],"with":[34,95],"SystemC":[35],"TLM":[36],"offers":[37],"fast":[38,99],"HW":[39],"SW":[41],"co-design":[42],"using":[43,98],"loosely-timed":[45],"(LT)":[46],"coding":[47],"style.":[48],"However,":[49],"simulations":[50],"this":[52],"high":[53,96],"abstraction":[54],"lack":[56],"capability":[58],"providing":[60],"estimates":[62],"in":[63],"case":[64,103],"no":[65],"insight":[66],"into":[67],"models":[69],"platform":[73],"is":[74,89],"possible.":[75],"This":[76],"paper":[77],"extends":[78],"a":[79],"well-proven":[80],"black":[81],"box":[82],"estimation":[84,107],"methodology.":[85],"The":[86],"proposed":[87],"method":[88],"capable":[90],"estimating":[92],"accuracy":[97],"LT":[100],"modelling.":[101],"Two":[102],"studies":[104],"reveal":[105],"average":[106],"errors":[108],"just":[110],"5.1%":[111],"3.5%":[113],"for":[114],"ARM":[116],"Cortex-A9":[117],"on":[118,126],"PandaBoard":[120],"Blackfin":[123],"609":[124],"DSP":[125],"FinBoard,":[128],"respectively.":[129]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}