{"id":"https://openalex.org/W3178103174","doi":"https://doi.org/10.1109/samos.2015.7363681","title":"Generating ASIPs with reduced number of connections to the register-file","display_name":"Generating ASIPs with reduced number of connections to the register-file","publication_year":2015,"publication_date":"2015-07-01","ids":{"openalex":"https://openalex.org/W3178103174","doi":"https://doi.org/10.1109/samos.2015.7363681","mag":"3178103174"},"language":"en","primary_location":{"id":"doi:10.1109/samos.2015.7363681","is_oa":false,"landing_page_url":"https://doi.org/10.1109/samos.2015.7363681","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5037358573","display_name":"Yosi Ben Asher","orcid":"https://orcid.org/0000-0001-9963-1467"},"institutions":[{"id":"https://openalex.org/I91203450","display_name":"University of Haifa","ror":"https://ror.org/02f009v59","country_code":"IL","type":"education","lineage":["https://openalex.org/I91203450"]}],"countries":["IL"],"is_corresponding":true,"raw_author_name":"Yosi Ben Asher","raw_affiliation_strings":["CS. University of Haifa, Israel"],"affiliations":[{"raw_affiliation_string":"CS. University of Haifa, Israel","institution_ids":["https://openalex.org/I91203450"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053057504","display_name":"Irina Lipov","orcid":null},"institutions":[{"id":"https://openalex.org/I91203450","display_name":"University of Haifa","ror":"https://ror.org/02f009v59","country_code":"IL","type":"education","lineage":["https://openalex.org/I91203450"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Irina Lipov","raw_affiliation_strings":["CS. University of Haifa, Israel"],"affiliations":[{"raw_affiliation_string":"CS. University of Haifa, Israel","institution_ids":["https://openalex.org/I91203450"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060246497","display_name":"Vladislav Tartakovsky","orcid":null},"institutions":[{"id":"https://openalex.org/I91203450","display_name":"University of Haifa","ror":"https://ror.org/02f009v59","country_code":"IL","type":"education","lineage":["https://openalex.org/I91203450"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Vladislav Tartakovsky","raw_affiliation_strings":["CS. University of Haifa, Israel"],"affiliations":[{"raw_affiliation_string":"CS. University of Haifa, Israel","institution_ids":["https://openalex.org/I91203450"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5034758171","display_name":"Dror Tiv","orcid":null},"institutions":[{"id":"https://openalex.org/I91203450","display_name":"University of Haifa","ror":"https://ror.org/02f009v59","country_code":"IL","type":"education","lineage":["https://openalex.org/I91203450"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Dror Tiv","raw_affiliation_strings":["CS. University of Haifa, Israel"],"affiliations":[{"raw_affiliation_string":"CS. University of Haifa, Israel","institution_ids":["https://openalex.org/I91203450"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5037358573"],"corresponding_institution_ids":["https://openalex.org/I91203450"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.30350545,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"238","last_page":"245"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8326107263565063},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.6880519986152649},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.618664562702179},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.570853590965271},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.5610198974609375},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5206022262573242},{"id":"https://openalex.org/keywords/instructions-per-cycle","display_name":"Instructions per cycle","score":0.5118259787559509},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.465128630399704},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.46268025040626526},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3206060528755188},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.30081236362457275},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.25782310962677},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2550703287124634},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.24829775094985962},{"id":"https://openalex.org/keywords/central-processing-unit","display_name":"Central processing unit","score":0.2219729721546173}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8326107263565063},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.6880519986152649},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.618664562702179},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.570853590965271},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.5610198974609375},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5206022262573242},{"id":"https://openalex.org/C156972235","wikidata":"https://www.wikidata.org/wiki/Q1443434","display_name":"Instructions per cycle","level":3,"score":0.5118259787559509},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.465128630399704},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.46268025040626526},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3206060528755188},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.30081236362457275},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.25782310962677},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2550703287124634},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.24829775094985962},{"id":"https://openalex.org/C49154492","wikidata":"https://www.wikidata.org/wiki/Q5300","display_name":"Central processing unit","level":2,"score":0.2219729721546173}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/samos.2015.7363681","is_oa":false,"landing_page_url":"https://doi.org/10.1109/samos.2015.7363681","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":35,"referenced_works":["https://openalex.org/W206166951","https://openalex.org/W1480163743","https://openalex.org/W1491178396","https://openalex.org/W1706382616","https://openalex.org/W1974169079","https://openalex.org/W2007301127","https://openalex.org/W2022341273","https://openalex.org/W2034841960","https://openalex.org/W2037148846","https://openalex.org/W2044935944","https://openalex.org/W2066789793","https://openalex.org/W2094920868","https://openalex.org/W2102519739","https://openalex.org/W2102664288","https://openalex.org/W2111488604","https://openalex.org/W2118159862","https://openalex.org/W2118312929","https://openalex.org/W2120525597","https://openalex.org/W2125485192","https://openalex.org/W2132660104","https://openalex.org/W2142490124","https://openalex.org/W2147877714","https://openalex.org/W2153185479","https://openalex.org/W2154038545","https://openalex.org/W2154051217","https://openalex.org/W2154053167","https://openalex.org/W2157003622","https://openalex.org/W2157591236","https://openalex.org/W2163155446","https://openalex.org/W2169406908","https://openalex.org/W3151315793","https://openalex.org/W4210694177","https://openalex.org/W4233649183","https://openalex.org/W4246166885","https://openalex.org/W4251103492"],"related_works":["https://openalex.org/W2387264083","https://openalex.org/W2604877941","https://openalex.org/W2390885485","https://openalex.org/W2164026451","https://openalex.org/W3087838380","https://openalex.org/W2062172248","https://openalex.org/W2148099609","https://openalex.org/W2806352516","https://openalex.org/W4245282684","https://openalex.org/W2613504015"],"abstract_inverted_index":{"We":[0,11],"propose":[1],"automatic":[2],"synthesis":[3],"of":[4,15,42,68,73,86,94,105,131,140,156,163,165,194,215],"application":[5],"specific":[6],"instruction":[7,25],"set":[8,41,93,104,139,214],"processors":[9],"(ASIPs).":[10],"use":[12],"pipeline":[13,29,47,106,142,170],"execution":[14],"multi-op":[16,51],"machine-instructions,":[17],"e.g.,":[18],"*(reg1*reg2)":[19],"=":[20,186],"(*reg3)+":[21],"(*reg4)":[22],"(C-syntax)":[23],"an":[24,83,229,233],"with":[26,101,152,199],"three":[27],"memory":[28],"stages":[30],"and":[31,49,65,128,172,204],"two":[32],"arithmetic":[33],"stages.":[34],"The":[35,77,208],"problem":[36],"is,":[37],"for":[38,212],"a":[39,46,50,87,91,102,121,213],"given":[40,103],"loops,":[43],"to":[44,70,115,206,228,232],"find":[45],"configuration":[48,171],"ISA":[52],"that":[53,98,117],"maximizes":[54],"the":[55,62,66,71,74,129,132,137,149,153,169,173,191,195,218],"IPC":[56,164,225],"(instructions":[57],"per":[58],"cycle)":[59],"while":[60,236],"minimizing":[61],"resource":[63],"usage":[64],"cost":[67],"interconnections":[69],"register-file":[72],"resulting":[75,219],"CPU.":[76],"algorithm":[78],"is":[79,202],"based":[80],"on":[81],"finding":[82],"efficient":[84],"cover":[85,174],"large":[88],"graph":[89],"by":[90,136],"small":[92],"convex":[95],"sub-graphs":[96],"gis":[97,111,127],"are":[99,112,118,134],"consistent":[100],"units.":[107,143],"Unlike":[108],"previous":[109],"works,":[110],"not":[113],"synthesized":[114,205],"circuits":[116],"executed":[119,135],"in":[120],"co-processor":[122,154],"mode":[123,155],"but":[124,159],"rather":[125],"both":[126],"rest":[130],"program":[133],"same":[138],"multiop":[141],"In":[144],"this":[145],"way":[146],"we":[147],"eliminate":[148],"overhead":[150],"associated":[151],"regular":[157],"ASIPs":[158],"maintain":[160],"high":[161],"values":[162,226],"these":[166],"ASIPs.":[167],"Once":[168],"g":[175,182],"<sub":[176,183],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[177,184],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">1</sub>":[178],"\u222a":[179,181],"...":[180],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">n</sub>":[185],"G":[187],"has":[188],"been":[189],"computed":[190],"Verilog":[192],"RTL":[193],"corresponding":[196],"CPU":[197],"(extended":[198],"branch":[200],"instructions)":[201],"generated":[203],"FPGA.":[207],"results":[209],"show":[210],"that,":[211],"selected":[216],"kernels,":[217],"ASIP":[220],"(called":[221],"Ocpu)":[222],"obtains":[223],"higher":[224],"compare":[227],"equivalent":[230],"compilation":[231],"ARM":[234],"cpu":[235],"obtaining":[237],"similar":[238],"clock":[239],"frequencies.":[240]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}