{"id":"https://openalex.org/W1996671501","doi":"https://doi.org/10.1109/samos.2014.6893213","title":"Multi-FPGA prototyping board issue: the FPGA I/O bottleneck","display_name":"Multi-FPGA prototyping board issue: the FPGA I/O bottleneck","publication_year":2014,"publication_date":"2014-07-01","ids":{"openalex":"https://openalex.org/W1996671501","doi":"https://doi.org/10.1109/samos.2014.6893213","mag":"1996671501"},"language":"en","primary_location":{"id":"doi:10.1109/samos.2014.6893213","is_oa":false,"landing_page_url":"https://doi.org/10.1109/samos.2014.6893213","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS XIV)","raw_type":"proceedings-article"},"type":"preprint","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000039972","display_name":"Qingshan Tang","orcid":null},"institutions":[{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Qingshan Tang","raw_affiliation_strings":["Laboratoire Informatique Paris-6, Universit\u00e9 Pierre et Marie CURIE, Paris, France","Laboratoire Informatique Paris-6, Universit\u00e9 Pierre et Marie CURIE, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Laboratoire Informatique Paris-6, Universit\u00e9 Pierre et Marie CURIE, Paris, France","institution_ids":["https://openalex.org/I39804081"]},{"raw_affiliation_string":"Laboratoire Informatique Paris-6, Universit\u00e9 Pierre et Marie CURIE, France","institution_ids":["https://openalex.org/I39804081"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108405631","display_name":"Habib Mehrez","orcid":null},"institutions":[{"id":"https://openalex.org/I39804081","display_name":"Sorbonne Universit\u00e9","ror":"https://ror.org/02en5vm52","country_code":"FR","type":"education","lineage":["https://openalex.org/I39804081"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Habib Mehrez","raw_affiliation_strings":["Laboratoire Informatique Paris-6, Universit\u00e9 Pierre et Marie CURIE, Paris, France","Laboratoire Informatique Paris-6, Universit\u00e9 Pierre et Marie CURIE, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Laboratoire Informatique Paris-6, Universit\u00e9 Pierre et Marie CURIE, Paris, France","institution_ids":["https://openalex.org/I39804081"]},{"raw_affiliation_string":"Laboratoire Informatique Paris-6, Universit\u00e9 Pierre et Marie CURIE, France","institution_ids":["https://openalex.org/I39804081"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108676900","display_name":"Matthieu Tuna","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Matthieu Tuna","raw_affiliation_strings":["Flexras Technologies, Paris, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Flexras Technologies, Paris, France","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.4396,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.83676031,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"3","issue":null,"first_page":"207","last_page":"214"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8804290294647217},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.7497573494911194},{"id":"https://openalex.org/keywords/time-division-multiplexing","display_name":"Time-division multiplexing","score":0.7167445421218872},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.6872396469116211},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.6571070551872253},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6385029554367065},{"id":"https://openalex.org/keywords/gigabit","display_name":"Gigabit","score":0.5249547958374023},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5244969725608826},{"id":"https://openalex.org/keywords/transceiver","display_name":"Transceiver","score":0.4740069806575775},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.45890137553215027},{"id":"https://openalex.org/keywords/statistical-time-division-multiplexing","display_name":"Statistical time division multiplexing","score":0.4111471176147461},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3233112692832947},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.09951445460319519},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08989155292510986}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8804290294647217},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.7497573494911194},{"id":"https://openalex.org/C50661577","wikidata":"https://www.wikidata.org/wiki/Q901831","display_name":"Time-division multiplexing","level":3,"score":0.7167445421218872},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.6872396469116211},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.6571070551872253},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6385029554367065},{"id":"https://openalex.org/C21922175","wikidata":"https://www.wikidata.org/wiki/Q3105497","display_name":"Gigabit","level":2,"score":0.5249547958374023},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5244969725608826},{"id":"https://openalex.org/C7720470","wikidata":"https://www.wikidata.org/wiki/Q954187","display_name":"Transceiver","level":3,"score":0.4740069806575775},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.45890137553215027},{"id":"https://openalex.org/C173512123","wikidata":"https://www.wikidata.org/wiki/Q5978010","display_name":"Statistical time division multiplexing","level":3,"score":0.4111471176147461},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3233112692832947},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.09951445460319519},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08989155292510986}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/samos.2014.6893213","is_oa":false,"landing_page_url":"https://doi.org/10.1109/samos.2014.6893213","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS XIV)","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-01073937v1","is_oa":false,"landing_page_url":"https://hal.science/hal-01073937","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"International Conference on Embedded Computer Systems : Architectures, Modeling, and Simulation, Jul 2014, Agios Konstantinos, Greece. pp.207-214, ⟨10.1109/SAMOS.2014.6893213⟩","raw_type":"Conference papers"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W564382181","https://openalex.org/W1967165687","https://openalex.org/W2015307980","https://openalex.org/W2032699516","https://openalex.org/W2075490772","https://openalex.org/W2128831139","https://openalex.org/W2148658001","https://openalex.org/W3147395157","https://openalex.org/W4243872270","https://openalex.org/W4247963789"],"related_works":["https://openalex.org/W1989703526","https://openalex.org/W2169580068","https://openalex.org/W2054088497","https://openalex.org/W2798426149","https://openalex.org/W431360389","https://openalex.org/W2988883125","https://openalex.org/W2019423344","https://openalex.org/W1603575394","https://openalex.org/W2166725981","https://openalex.org/W2375455039"],"abstract_inverted_index":{"Multi-FPGA":[0],"boards":[1],"are":[2,29,43,72,89,129],"widely":[3],"used":[4,91],"for":[5,21,92,154],"rapid":[6],"system":[7],"prototyping.":[8,98],"As":[9],"the":[10,13,17,52,68,95,102,136,141,175],"ratio":[11,177],"between":[12,45],"logic":[14],"capacity":[15],"and":[16,80,87,108,116,124],"number":[18,57],"of":[19,58,105],"I/Os":[20,28,153],"each":[22],"FPGA":[23,27,64,152],"generation":[24],"is":[25,66,110,126,185],"increasing,":[26],"becoming":[30],"a":[31,48,117,132],"scarce":[32],"resource.":[33],"In":[34,99],"order":[35],"to":[36,139],"resolve":[37],"pin":[38],"limitation":[39],"problem,":[40],"cut":[41,59],"nets":[42,60],"sent":[44],"FPGAs":[46],"in":[47,94,112,131,183],"pipelined":[49],"way":[50],"using":[51,121],"Time-Division-Multiplexing":[53,93],"technique.":[54],"The":[55,144,165,180],"maximum":[56,181],"passing":[61],"through":[62],"one":[63],"I/O":[65],"called":[67],"TDM":[69,114,176],"ratio.":[70],"There":[71],"three":[73],"inter-FPGA":[74],"communication":[75],"architectures:":[76],"Logic":[77,85,106,163],"Multiplexing,":[78],"ISERDES/OSERDES":[79,88,109,123,157,173],"Multi-Gigabit":[81],"Transceiver":[82],"(MGT).":[83],"Only":[84],"Multiplexing":[86,107],"today":[90],"multi-FPGA":[96,133],"based":[97],"this":[100],"paper,":[101],"achieved":[103,142],"performance":[104,161,171,184],"compared":[111],"different":[113],"ratios":[115],"hybrid":[118],"multiplexing":[119],"architecture":[120,167],"both":[122],"MGT":[125],"proposed.":[127],"Experiments":[128],"done":[130],"board":[134],"with":[135],"testbench":[137],"LFSR":[138],"validate":[140],"performance.":[143],"results":[145],"show":[146],"that":[147],"even":[148],"though":[149],"consuming":[150],"more":[151],"data":[155],"transmission,":[156],"can":[158,168],"achieve":[159,169],"higher":[160,170],"than":[162,172],"Multiplexing.":[164],"proposed":[166],"when":[174],"exceeds":[178],"54.":[179],"gain":[182],"about":[186],"20%.":[187]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":3},{"year":2015,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}