{"id":"https://openalex.org/W2049164144","doi":"https://doi.org/10.1109/samos.2013.6621135","title":"Special session on “Exposed data path architectures: Recent advances and applications”","display_name":"Special session on “Exposed data path architectures: Recent advances and applications”","publication_year":2013,"publication_date":"2013-07-01","ids":{"openalex":"https://openalex.org/W2049164144","doi":"https://doi.org/10.1109/samos.2013.6621135","mag":"2049164144"},"language":"en","primary_location":{"id":"doi:10.1109/samos.2013.6621135","is_oa":true,"landing_page_url":"https://doi.org/10.1109/samos.2013.6621135","pdf_url":"https://ieeexplore.ieee.org/ielx7/6601057/6621089/06621135.pdf","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS)","raw_type":"proceedings-article"},"type":"conference-abstract","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://ieeexplore.ieee.org/ielx7/6601057/6621089/06621135.pdf","any_repository_has_fulltext":null},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5077772076","display_name":"Jani Boutellier","orcid":"https://orcid.org/0000-0001-7606-3655"},"institutions":[{"id":"https://openalex.org/I98381234","display_name":"University of Oulu","ror":"https://ror.org/03yj89h83","country_code":"FI","type":"education","lineage":["https://openalex.org/I98381234"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Jani Boutellier","raw_affiliation_strings":["University of Oulu, Finland","University of Oulu,Finland#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Oulu, Finland","institution_ids":["https://openalex.org/I98381234"]},{"raw_affiliation_string":"University of Oulu,Finland#TAB#","institution_ids":["https://openalex.org/I98381234"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5050272735","display_name":"Pekka J\u00e4\u00e4skel\u00e4inen","orcid":"https://orcid.org/0000-0001-5707-8544"},"institutions":[{"id":"https://openalex.org/I166825849","display_name":"Tampere University","ror":"https://ror.org/033003e23","country_code":"FI","type":"education","lineage":["https://openalex.org/I166825849"]},{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Pekka Jaaskelainen","raw_affiliation_strings":["Tampere University of Technology, Finland","Tampere University of Technology, , Finland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tampere University of Technology, Finland","institution_ids":["https://openalex.org/I166825849","https://openalex.org/I4210133110"]},{"raw_affiliation_string":"Tampere University of Technology, , Finland","institution_ids":["https://openalex.org/I4210133110"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"279","last_page":"279"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.884320080280304},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.861525297164917},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6439620852470398},{"id":"https://openalex.org/keywords/programmer","display_name":"Programmer","score":0.5517607927322388},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5332733392715454},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5089800357818604},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.4748173952102661},{"id":"https://openalex.org/keywords/register-allocation","display_name":"Register allocation","score":0.44574347138404846},{"id":"https://openalex.org/keywords/register-file","display_name":"Register file","score":0.44022294878959656},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.4314730763435364},{"id":"https://openalex.org/keywords/microcode","display_name":"Microcode","score":0.4310454726219177},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3672339618206024},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.31441739201545715},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.22483304142951965},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.1604163646697998}],"concepts":[{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.884320080280304},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.861525297164917},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6439620852470398},{"id":"https://openalex.org/C2778514511","wikidata":"https://www.wikidata.org/wiki/Q1374194","display_name":"Programmer","level":2,"score":0.5517607927322388},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5332733392715454},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5089800357818604},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.4748173952102661},{"id":"https://openalex.org/C128916667","wikidata":"https://www.wikidata.org/wiki/Q1343660","display_name":"Register allocation","level":3,"score":0.44574347138404846},{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.44022294878959656},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.4314730763435364},{"id":"https://openalex.org/C22174128","wikidata":"https://www.wikidata.org/wiki/Q175869","display_name":"Microcode","level":2,"score":0.4310454726219177},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3672339618206024},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.31441739201545715},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.22483304142951965},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.1604163646697998},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/samos.2013.6621135","is_oa":true,"landing_page_url":"https://doi.org/10.1109/samos.2013.6621135","pdf_url":"https://ieeexplore.ieee.org/ielx7/6601057/6621089/06621135.pdf","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS)","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1109/samos.2013.6621135","is_oa":true,"landing_page_url":"https://doi.org/10.1109/samos.2013.6621135","pdf_url":"https://ieeexplore.ieee.org/ielx7/6601057/6621089/06621135.pdf","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS)","raw_type":"proceedings-article"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2049164144.pdf","grobid_xml":"https://content.openalex.org/works/W2049164144.grobid-xml"},"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2111377238","https://openalex.org/W1967889241","https://openalex.org/W2115178757","https://openalex.org/W2094874787","https://openalex.org/W2165125411","https://openalex.org/W3022691489","https://openalex.org/W3013048777","https://openalex.org/W3117494601","https://openalex.org/W2224192221","https://openalex.org/W2161297616"],"abstract_inverted_index":{"The":[0,87],"concept":[1],"of":[2,21,50,104,119],"\u201cexposed":[3],"datapath\u201d":[4],"is":[5],"used":[6],"in":[7,25,85],"conjunction":[8],"with":[9,115],"processor":[10,27],"architectures":[11],"where":[12],"the":[13,22,36,40,47,51,65,78,92,97,102,105,111,116],"programmer":[14,66],"can":[15],"control":[16,49,90,98],"more":[17],"fine":[18],"grained":[19],"details":[20],"datapath":[23,89,106],"than":[24],"\u201ctraditional\u201d":[26],"architectures.":[28],"For":[29],"example,":[30],"Transport":[31],"Triggered":[32],"Architectures":[33],"(TTA)":[34],"expose":[35],"data":[37],"transports":[38],"between":[39],"register":[41,61,83],"files":[42],"and":[43,109,123],"function":[44,75],"units":[45],"for":[46],"direct":[48],"programmer.":[52],"Some":[53],"architectures,":[54],"while":[55],"otherwise":[56],"having":[57],"a":[58,74],"general":[59],"purpose":[60],"based":[62],"instruction-set,":[63],"allow":[64],"to":[67,77,81],"explicitly":[68],"route":[69],"previously":[70],"computed":[71],"results":[72],"from":[73],"unit":[76],"next":[79],"one":[80],"implement":[82],"bypassing":[84],"software.":[86],"additional":[88],"extends":[91],"instruction":[93,121],"scheduling":[94],"freedom,":[95],"simplifies":[96],"hardware":[99],"logic,":[100],"eases":[101],"customization":[103],"interconnection":[107],"network,":[108],"increases":[110],"instruction-level":[112],"parallelism":[113],"scalability,":[114],"obvious":[117],"drawbacks":[118],"wider":[120],"words":[122],"added":[124],"compilation":[125],"complexity.":[126]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2016-06-24T00:00:00"}