{"id":"https://openalex.org/W1966085625","doi":"https://doi.org/10.1109/samos.2012.6404188","title":"An FPGA-based prototyping method for verification, characterization and optimization of LDPC error correction systems","display_name":"An FPGA-based prototyping method for verification, characterization and optimization of LDPC error correction systems","publication_year":2012,"publication_date":"2012-07-01","ids":{"openalex":"https://openalex.org/W1966085625","doi":"https://doi.org/10.1109/samos.2012.6404188","mag":"1966085625"},"language":"en","primary_location":{"id":"doi:10.1109/samos.2012.6404188","is_oa":false,"landing_page_url":"https://doi.org/10.1109/samos.2012.6404188","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 International Conference on Embedded Computer Systems (SAMOS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103155608","display_name":"P. Sakellariou","orcid":"https://orcid.org/0000-0002-6481-1844"},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":true,"raw_author_name":"P. Sakellariou","raw_affiliation_strings":["Electrical and Computer Engineering Department, University of Patras, Patras, Greece","Electrical and Computer Engineering Department, University of Patras, 26500 Greece"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of Patras, Patras, Greece","institution_ids":["https://openalex.org/I174878644"]},{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of Patras, 26500 Greece","institution_ids":["https://openalex.org/I174878644"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074438686","display_name":"I. Tsatsaragkos","orcid":"https://orcid.org/0000-0001-8297-7277"},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"I. Tsatsaragkos","raw_affiliation_strings":["Electrical and Computer Engineering Department, University of Patras, Patras, Greece","Electrical and Computer Engineering Department, University of Patras, 26500 Greece"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of Patras, Patras, Greece","institution_ids":["https://openalex.org/I174878644"]},{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of Patras, 26500 Greece","institution_ids":["https://openalex.org/I174878644"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073972617","display_name":"Nikos Kanistras","orcid":"https://orcid.org/0000-0002-7337-1107"},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"N. Kanistras","raw_affiliation_strings":["Electrical and Computer Engineering Department, University of Patras, Patras, Greece","Electrical and Computer Engineering Department, University of Patras, 26500 Greece"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of Patras, Patras, Greece","institution_ids":["https://openalex.org/I174878644"]},{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of Patras, 26500 Greece","institution_ids":["https://openalex.org/I174878644"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016144967","display_name":"Ahmed Mahdi","orcid":"https://orcid.org/0000-0003-3547-6757"},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"A. Mahdi","raw_affiliation_strings":["Electrical and Computer Engineering Department, University of Patras, Patras, Greece","Electrical and Computer Engineering Department, University of Patras, 26500 Greece"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of Patras, Patras, Greece","institution_ids":["https://openalex.org/I174878644"]},{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of Patras, 26500 Greece","institution_ids":["https://openalex.org/I174878644"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5021252086","display_name":"Vassilis Paliouras","orcid":"https://orcid.org/0000-0002-1414-7500"},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"V. Paliouras","raw_affiliation_strings":["Electrical and Computer Engineering Department, University of Patras, Patras, Greece","Electrical and Computer Engineering Department, University of Patras, 26500 Greece"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of Patras, Patras, Greece","institution_ids":["https://openalex.org/I174878644"]},{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of Patras, 26500 Greece","institution_ids":["https://openalex.org/I174878644"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5103155608"],"corresponding_institution_ids":["https://openalex.org/I174878644"],"apc_list":null,"apc_paid":null,"fwci":0.3546,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.5932736,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"286","last_page":"293"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10125","display_name":"Advanced Wireless Communication Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10964","display_name":"Wireless Communication Security Techniques","score":0.992900013923645,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7297093868255615},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6957461833953857},{"id":"https://openalex.org/keywords/low-density-parity-check-code","display_name":"Low-density parity-check code","score":0.6628448367118835},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5524612069129944},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5032941699028015},{"id":"https://openalex.org/keywords/error-detection-and-correction","display_name":"Error detection and correction","score":0.4947063624858856},{"id":"https://openalex.org/keywords/observability","display_name":"Observability","score":0.4759870767593384},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4560633897781372},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.44592300057411194},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.43499258160591125},{"id":"https://openalex.org/keywords/matlab","display_name":"MATLAB","score":0.4226114749908447},{"id":"https://openalex.org/keywords/rapid-prototyping","display_name":"Rapid prototyping","score":0.41620075702667236},{"id":"https://openalex.org/keywords/software-prototyping","display_name":"Software prototyping","score":0.41255903244018555},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.39502662420272827},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.16577279567718506},{"id":"https://openalex.org/keywords/software-development","display_name":"Software development","score":0.16439616680145264},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12106403708457947}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7297093868255615},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6957461833953857},{"id":"https://openalex.org/C67692717","wikidata":"https://www.wikidata.org/wiki/Q187444","display_name":"Low-density parity-check code","level":3,"score":0.6628448367118835},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5524612069129944},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5032941699028015},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.4947063624858856},{"id":"https://openalex.org/C36299963","wikidata":"https://www.wikidata.org/wiki/Q1369844","display_name":"Observability","level":2,"score":0.4759870767593384},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4560633897781372},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.44592300057411194},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.43499258160591125},{"id":"https://openalex.org/C2780365114","wikidata":"https://www.wikidata.org/wiki/Q169478","display_name":"MATLAB","level":2,"score":0.4226114749908447},{"id":"https://openalex.org/C2780395129","wikidata":"https://www.wikidata.org/wiki/Q1128971","display_name":"Rapid prototyping","level":2,"score":0.41620075702667236},{"id":"https://openalex.org/C2776697782","wikidata":"https://www.wikidata.org/wiki/Q576460","display_name":"Software prototyping","level":4,"score":0.41255903244018555},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.39502662420272827},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.16577279567718506},{"id":"https://openalex.org/C529173508","wikidata":"https://www.wikidata.org/wiki/Q638608","display_name":"Software development","level":3,"score":0.16439616680145264},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12106403708457947},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C28826006","wikidata":"https://www.wikidata.org/wiki/Q33521","display_name":"Applied mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/samos.2012.6404188","is_oa":false,"landing_page_url":"https://doi.org/10.1109/samos.2012.6404188","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 International Conference on Embedded Computer Systems (SAMOS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.41999998688697815}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W130666128","https://openalex.org/W965230734","https://openalex.org/W1484692004","https://openalex.org/W1535015034","https://openalex.org/W1588943481","https://openalex.org/W1964884229","https://openalex.org/W1978387262","https://openalex.org/W1986642289","https://openalex.org/W2001732758","https://openalex.org/W2037969397","https://openalex.org/W2069791389","https://openalex.org/W2070175323","https://openalex.org/W2095882513","https://openalex.org/W2127342417","https://openalex.org/W2129067428","https://openalex.org/W2131463011","https://openalex.org/W2133068391","https://openalex.org/W2138088273","https://openalex.org/W2138549519","https://openalex.org/W2999844396","https://openalex.org/W4285719527","https://openalex.org/W6628810906","https://openalex.org/W6635197353","https://openalex.org/W6680385176"],"related_works":["https://openalex.org/W3011978806","https://openalex.org/W3204573923","https://openalex.org/W3207169898","https://openalex.org/W3198354237","https://openalex.org/W2743305891","https://openalex.org/W4385309418","https://openalex.org/W2331259470","https://openalex.org/W2019954703","https://openalex.org/W2535520145","https://openalex.org/W3205162826"],"abstract_inverted_index":{"This":[0],"paper":[1],"introduces":[2],"a":[3],"methodology":[4],"for":[5,28],"forward":[6],"error":[7,94],"correction":[8],"(FEC)":[9],"architectures":[10],"prototyping,":[11],"oriented":[12],"to":[13,44,49,82,108],"system":[14,57,73,110],"verification":[15,114],"and":[16,32,75,85,113,131,134],"characterization.":[17],"A":[18,55],"complete":[19],"design":[20,31],"flow":[21],"is":[22,117],"described,":[23],"which":[24,80,104],"satisfies":[25],"the":[26,40,42,59,62,71,76,93,98,109,125,132],"requirement":[27],"error-free":[29],"hardware":[30],"acceleration":[33],"of":[34,52,61,64,78,89,100,128,136],"FEC":[35,53,72],"simulations.":[36],"FPGA":[37],"devices":[38],"give":[39],"designer":[41],"ability":[43],"observe":[45],"rare":[46,66],"events,":[47],"due":[48],"tremendous":[50],"speed-up":[51],"operations.":[54],"Matlab-based":[56],"assists":[58],"investigation":[60],"impact":[63],"very":[65],"decoding":[67],"failure":[68],"events":[69],"on":[70],"performance":[74,87],"finding":[77],"solutions":[79],"aim":[81],"parameters":[83],"optimization":[84],"BER":[86],"improvement":[88],"LDPC":[90],"codes":[91],"in":[92],"floor":[95],"region.":[96],"Furthermore,":[97],"development":[99],"an":[101],"embedded":[102],"system,":[103],"offers":[105],"remote":[106],"access":[107],"under":[111],"test":[112],"process":[115],"automation,":[116],"explored.":[118],"The":[119],"presented":[120],"here":[121],"prototyping":[122],"approach":[123],"exploits":[124],"high-processing":[126],"speed":[127],"FPGA-based":[129],"emulators":[130],"observability":[133],"usability":[135],"software-based":[137],"models.":[138]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}