{"id":"https://openalex.org/W1967029026","doi":"https://doi.org/10.1109/samos.2012.6404175","title":"TaBit: A framework for task graph to bitstream generation","display_name":"TaBit: A framework for task graph to bitstream generation","publication_year":2012,"publication_date":"2012-07-01","ids":{"openalex":"https://openalex.org/W1967029026","doi":"https://doi.org/10.1109/samos.2012.6404175","mag":"1967029026"},"language":"en","primary_location":{"id":"doi:10.1109/samos.2012.6404175","is_oa":false,"landing_page_url":"https://doi.org/10.1109/samos.2012.6404175","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 International Conference on Embedded Computer Systems (SAMOS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5003199347","display_name":"A. Bonetto","orcid":null},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Alessandra Bonetto","raw_affiliation_strings":["Politecnico di Milano - Dipartimento di Elettronica e Informazione, Milano, Italy","Politecnico di Milano - Dipartimento di Elettronica e Informazione, 20133, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Milano - Dipartimento di Elettronica e Informazione, Milano, Italy","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"Politecnico di Milano - Dipartimento di Elettronica e Informazione, 20133, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011639539","display_name":"Andrea Cazzaniga","orcid":null},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Andrea Cazzaniga","raw_affiliation_strings":["Politecnico di Milano - Dipartimento di Elettronica e Informazione, Milano, Italy","Politecnico di Milano - Dipartimento di Elettronica e Informazione, 20133, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Milano - Dipartimento di Elettronica e Informazione, Milano, Italy","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"Politecnico di Milano - Dipartimento di Elettronica e Informazione, 20133, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086932958","display_name":"Gianluca Durelli","orcid":null},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Gianluca C. Durelli","raw_affiliation_strings":["Politecnico di Milano - Dipartimento di Elettronica e Informazione, Milano, Italy","Politecnico di Milano - Dipartimento di Elettronica e Informazione, 20133, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Milano - Dipartimento di Elettronica e Informazione, Milano, Italy","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"Politecnico di Milano - Dipartimento di Elettronica e Informazione, 20133, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072400487","display_name":"Christian Pilato","orcid":"https://orcid.org/0000-0001-9315-1788"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Christian Pilato","raw_affiliation_strings":["Politecnico di Milano - Dipartimento di Elettronica e Informazione, Milano, Italy","Politecnico di Milano - Dipartimento di Elettronica e Informazione, 20133, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Milano - Dipartimento di Elettronica e Informazione, Milano, Italy","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"Politecnico di Milano - Dipartimento di Elettronica e Informazione, 20133, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014181688","display_name":"Donatella Sciuto","orcid":"https://orcid.org/0000-0001-9030-6940"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Donatella Sciuto","raw_affiliation_strings":["Politecnico di Milano - Dipartimento di Elettronica e Informazione, Milano, Italy","Politecnico di Milano - Dipartimento di Elettronica e Informazione, 20133, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Milano - Dipartimento di Elettronica e Informazione, Milano, Italy","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"Politecnico di Milano - Dipartimento di Elettronica e Informazione, 20133, Italy","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010543929","display_name":"Marco D. Santambrogio","orcid":"https://orcid.org/0000-0002-9883-9693"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Marco D. Santambrogio","raw_affiliation_strings":["Politecnico di Milano - Dipartimento di Elettronica e Informazione, Milano, Italy","Politecnico di Milano - Dipartimento di Elettronica e Informazione, 20133, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Milano - Dipartimento di Elettronica e Informazione, Milano, Italy","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"Politecnico di Milano - Dipartimento di Elettronica e Informazione, 20133, Italy","institution_ids":["https://openalex.org/I93860229"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5003199347"],"corresponding_institution_ids":["https://openalex.org/I93860229"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.04918494,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"57","issue":null,"first_page":"201","last_page":"208"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8193513751029968},{"id":"https://openalex.org/keywords/software-deployment","display_name":"Software deployment","score":0.7136937975883484},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5684342980384827},{"id":"https://openalex.org/keywords/task","display_name":"Task (project management)","score":0.5045493841171265},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.47450610995292664},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.4712534248828888},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.4478302597999573},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4314665198326111},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.42106494307518005},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.4177745580673218},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3961108326911926},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3326842188835144},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.23705792427062988},{"id":"https://openalex.org/keywords/systems-engineering","display_name":"Systems engineering","score":0.19393837451934814},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.12409341335296631},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10353031754493713}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8193513751029968},{"id":"https://openalex.org/C105339364","wikidata":"https://www.wikidata.org/wiki/Q2297740","display_name":"Software deployment","level":2,"score":0.7136937975883484},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5684342980384827},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.5045493841171265},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.47450610995292664},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.4712534248828888},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.4478302597999573},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4314665198326111},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.42106494307518005},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.4177745580673218},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3961108326911926},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3326842188835144},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.23705792427062988},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.19393837451934814},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.12409341335296631},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10353031754493713},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/samos.2012.6404175","is_oa":false,"landing_page_url":"https://doi.org/10.1109/samos.2012.6404175","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 International Conference on Embedded Computer Systems (SAMOS)","raw_type":"proceedings-article"},{"id":"pmh:oai:re.public.polimi.it:11311/693294","is_oa":false,"landing_page_url":"http://hdl.handle.net/11311/693294","pdf_url":null,"source":{"id":"https://openalex.org/S4306400312","display_name":"Virtual Community of Pathological Anatomy (University of Castilla La Mancha)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79189158","host_organization_name":"University of Castilla-La Mancha","host_organization_lineage":["https://openalex.org/I79189158"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.5299999713897705}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W97853997","https://openalex.org/W1990436869","https://openalex.org/W1999283398","https://openalex.org/W2000036939","https://openalex.org/W2019168206","https://openalex.org/W2031699358","https://openalex.org/W2064094055","https://openalex.org/W2066328975","https://openalex.org/W2095941979","https://openalex.org/W2108458642","https://openalex.org/W2111034061","https://openalex.org/W2120785033","https://openalex.org/W2128955014","https://openalex.org/W2142450926","https://openalex.org/W2151181453","https://openalex.org/W2156112537","https://openalex.org/W2156193917","https://openalex.org/W2157625755","https://openalex.org/W6666785105"],"related_works":["https://openalex.org/W2138022277","https://openalex.org/W1631753024","https://openalex.org/W2004325343","https://openalex.org/W2533212402","https://openalex.org/W2592133661","https://openalex.org/W2534143559","https://openalex.org/W2078880479","https://openalex.org/W2142450926","https://openalex.org/W4245257593","https://openalex.org/W2121865749"],"abstract_inverted_index":{"Nowadays,":[0],"the":[1,13,37,50,64,76,79,93,106,121,124,130,144,153],"usual":[2],"embedded":[3],"design":[4],"flow":[5],"makes":[6],"use":[7],"of":[8,42,102,120,146],"different":[9,125],"tools":[10,30],"to":[11,17,39,57,74,89,108,136,149],"perform":[12],"several":[14],"steps":[15,126],"required":[16],"obtain":[18],"a":[19,23,85,100,139],"running":[20],"application":[21,51],"on":[22,129],"reconfigurable":[24],"platform.":[25],"The":[26,116],"integration":[27,122],"among":[28],"these":[29,43],"is":[31,72,134],"usually":[32],"not":[33],"fully":[34],"automated,":[35],"forcing":[36],"developer":[38,77,107],"take":[40],"care":[41,119],"intermediate":[44],"steps.":[45],"This":[46],"process":[47],"slows":[48],"down":[49,88],"development":[52],"and":[53,112,143],"delays":[54],"its":[55,90],"time":[56],"market.":[58],"In":[59],"this":[60,97],"work":[61],"we":[62],"present":[63],"TaBit":[65],"framework,":[66],"intended":[67],"for":[68],"FPGA":[69],"designers,":[70],"that":[71,104],"able":[73,135],"guide":[75],"from":[78],"original":[80],"partitioned":[81],"application,":[82],"described":[83],"as":[84],"task":[86],"graph,":[87],"deployment":[91],"onto":[92,152],"target":[94,154],"device.":[95,155],"Moreover,":[96],"framework":[98,117],"defines":[99],"set":[101,145],"interfaces":[103],"allows":[105],"integrate":[109],"custom":[110],"scheduling":[111],"floor":[113],"placing":[114],"techniques.":[115],"takes":[118],"between":[123],"and,":[127],"based":[128],"designer":[131],"inputs,":[132],"it":[133],"automatically":[137],"generate":[138],"software":[140],"Scheduling":[141],"Engine":[142],"bitstreams":[147],"ready":[148],"be":[150],"deployed":[151]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}