{"id":"https://openalex.org/W2083753188","doi":"https://doi.org/10.1109/samos.2012.6404174","title":"Energy efficient stream-based configurable architecture for embedded platforms","display_name":"Energy efficient stream-based configurable architecture for embedded platforms","publication_year":2012,"publication_date":"2012-07-01","ids":{"openalex":"https://openalex.org/W2083753188","doi":"https://doi.org/10.1109/samos.2012.6404174","mag":"2083753188"},"language":"en","primary_location":{"id":"doi:10.1109/samos.2012.6404174","is_oa":false,"landing_page_url":"https://doi.org/10.1109/samos.2012.6404174","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 International Conference on Embedded Computer Systems (SAMOS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5078717814","display_name":"Frederico Pratas","orcid":null},"institutions":[{"id":"https://openalex.org/I121345201","display_name":"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento","ror":"https://ror.org/04mqy3p58","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I121345201","https://openalex.org/I4210125590"]},{"id":"https://openalex.org/I141596103","display_name":"University of Lisbon","ror":"https://ror.org/01c27hj86","country_code":"PT","type":"education","lineage":["https://openalex.org/I141596103"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Frederico Pratas","raw_affiliation_strings":["INESC-ID/IST, Technical University of Lisbon, Lisbon, Portugal","INESC ID, IST, Technical University of Lisbon, Portugal"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"INESC-ID/IST, Technical University of Lisbon, Lisbon, Portugal","institution_ids":["https://openalex.org/I121345201","https://openalex.org/I141596103"]},{"raw_affiliation_string":"INESC ID, IST, Technical University of Lisbon, Portugal","institution_ids":["https://openalex.org/I141596103"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075054918","display_name":"Pedro Tom\u00e1s","orcid":"https://orcid.org/0000-0001-8083-4432"},"institutions":[{"id":"https://openalex.org/I121345201","display_name":"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento","ror":"https://ror.org/04mqy3p58","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I121345201","https://openalex.org/I4210125590"]},{"id":"https://openalex.org/I141596103","display_name":"University of Lisbon","ror":"https://ror.org/01c27hj86","country_code":"PT","type":"education","lineage":["https://openalex.org/I141596103"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Pedro Tomas","raw_affiliation_strings":["INESC-ID/IST, Technical University of Lisbon, Lisbon, Portugal","INESC ID, IST, Technical University of Lisbon, Portugal"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"INESC-ID/IST, Technical University of Lisbon, Lisbon, Portugal","institution_ids":["https://openalex.org/I121345201","https://openalex.org/I141596103"]},{"raw_affiliation_string":"INESC ID, IST, Technical University of Lisbon, Portugal","institution_ids":["https://openalex.org/I141596103"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043427541","display_name":"Pedro Trancoso","orcid":"https://orcid.org/0000-0002-2776-9253"},"institutions":[{"id":"https://openalex.org/I34771391","display_name":"University of Cyprus","ror":"https://ror.org/02qjrjx09","country_code":"CY","type":"education","lineage":["https://openalex.org/I34771391"]}],"countries":["CY"],"is_corresponding":false,"raw_author_name":"Pedro Trancoso","raw_affiliation_strings":["Department of Computer Science, University of Cyprus, Nicosia, Cyprus"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Cyprus, Nicosia, Cyprus","institution_ids":["https://openalex.org/I34771391"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5077537777","display_name":"Leonel Sousa","orcid":"https://orcid.org/0000-0002-8066-221X"},"institutions":[{"id":"https://openalex.org/I121345201","display_name":"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento","ror":"https://ror.org/04mqy3p58","country_code":"PT","type":"nonprofit","lineage":["https://openalex.org/I121345201","https://openalex.org/I4210125590"]},{"id":"https://openalex.org/I141596103","display_name":"University of Lisbon","ror":"https://ror.org/01c27hj86","country_code":"PT","type":"education","lineage":["https://openalex.org/I141596103"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Leonel Sousa","raw_affiliation_strings":["INESC-ID/IST, Technical University of Lisbon, Lisbon, Portugal","INESC ID, IST, Technical University of Lisbon, Portugal"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"INESC-ID/IST, Technical University of Lisbon, Lisbon, Portugal","institution_ids":["https://openalex.org/I121345201","https://openalex.org/I141596103"]},{"raw_affiliation_string":"INESC ID, IST, Technical University of Lisbon, Portugal","institution_ids":["https://openalex.org/I141596103"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.1891,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.41258875,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"193","last_page":"200"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8074874877929688},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7780283689498901},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6801846623420715},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.671353816986084},{"id":"https://openalex.org/keywords/stream-processing","display_name":"Stream processing","score":0.6368144154548645},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.6212211847305298},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6113826036453247},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.5857723951339722},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5659449696540833},{"id":"https://openalex.org/keywords/hardware-acceleration","display_name":"Hardware acceleration","score":0.5609050393104553},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5390952825546265},{"id":"https://openalex.org/keywords/efficient-energy-use","display_name":"Efficient energy use","score":0.44568243622779846},{"id":"https://openalex.org/keywords/hardware-architecture","display_name":"Hardware architecture","score":0.439603328704834},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3804693818092346},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.2354934811592102},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.20695164799690247},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11254602670669556},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.08363494277000427}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8074874877929688},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7780283689498901},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6801846623420715},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.671353816986084},{"id":"https://openalex.org/C107027933","wikidata":"https://www.wikidata.org/wiki/Q2006448","display_name":"Stream processing","level":2,"score":0.6368144154548645},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.6212211847305298},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6113826036453247},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.5857723951339722},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5659449696540833},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.5609050393104553},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5390952825546265},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.44568243622779846},{"id":"https://openalex.org/C65232700","wikidata":"https://www.wikidata.org/wiki/Q5656403","display_name":"Hardware architecture","level":3,"score":0.439603328704834},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3804693818092346},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2354934811592102},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.20695164799690247},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11254602670669556},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.08363494277000427},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/samos.2012.6404174","is_oa":false,"landing_page_url":"https://doi.org/10.1109/samos.2012.6404174","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 International Conference on Embedded Computer Systems (SAMOS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8899999856948853,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W153460014","https://openalex.org/W1853545769","https://openalex.org/W1911377268","https://openalex.org/W2033043935","https://openalex.org/W2090068045","https://openalex.org/W2111941613","https://openalex.org/W2122992089","https://openalex.org/W2141597697","https://openalex.org/W2165099691","https://openalex.org/W2170396259","https://openalex.org/W4238826819","https://openalex.org/W6638943096","https://openalex.org/W6685168074"],"related_works":["https://openalex.org/W1612076744","https://openalex.org/W2126857316","https://openalex.org/W2152074211","https://openalex.org/W2129019972","https://openalex.org/W3164085601","https://openalex.org/W1522032972","https://openalex.org/W2113308450","https://openalex.org/W2139962137","https://openalex.org/W3139915793","https://openalex.org/W4214905828"],"abstract_inverted_index":{"Reconfigurable":[0],"hardware":[1,24,108],"can":[2,82,158],"be":[3,83,159],"used":[4],"as":[5,44],"an":[6,147],"energy":[7,181],"and":[8,37,55,94],"performance":[9],"efficient":[10],"co-processing":[11],"solution":[12],"to":[13,65,85,138,162,179,185],"accelerate":[14],"certain":[15],"types":[16],"of":[17,23,40,76,91,96,106,112,119,142,183],"applications.":[18],"To":[19],"facilitate":[20],"the":[21,33,38,68,73,86,104,110,116,140,143],"design":[22],"accelerators":[25],"we":[26,50,132],"have":[27],"proposed":[28,100,144],"a":[29,52,57,77,125,134,155],"methodology":[30],"that":[31,81,154,174],"adopts":[32],"stream-based":[34,69],"computing":[35,114],"model":[36],"usage":[39],"Graphics":[41],"Processing":[42],"Units":[43],"prototyping":[45],"platforms.":[46],"In":[47,71],"this":[48,129],"paper":[49],"go":[51],"step":[53],"further":[54],"propose":[56],"new":[58],"modular":[59],"architecture":[60,74,102,145],"for":[61,115,128],"low-power":[62,167],"reconfigurable":[63,107,121],"systems":[64],"easily":[66],"map":[67],"algorithms.":[70],"particular,":[72],"consists":[75],"semi-programable":[78],"accelerator":[79],"set":[80],"adapted":[84],"application":[87],"needs":[88,118],"in":[89,146],"terms":[90],"functional":[92],"units":[93],"number":[95],"streaming":[97],"engines.":[98],"The":[99],"embedded":[101,120],"mates":[103],"flexibility":[105],"with":[109],"advantages":[111],"stream":[113],"strict":[117],"devices.":[122,169],"We":[123],"show":[124,153,173],"possible":[126,178],"organization":[127],"architecture.":[130],"Moreover,":[131],"provide":[133],"general":[135,163],"case":[136],"study":[137],"analyze":[139],"scalability":[141],"Altera":[148],"FPGA.":[149],"Our":[150,170],"experimental":[151],"results":[152],"significant":[156],"speed-up":[157],"achieved":[160],"compared":[161],"purpose":[164],"processors":[165],"using":[166],"FPGA":[168],"preliminary":[171],"estimates":[172],"it":[175],"is":[176],"also":[177],"achieve":[180],"savings":[182],"up":[184],"118x.":[186]},"counts_by_year":[{"year":2014,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}