{"id":"https://openalex.org/W1487927093","doi":"https://doi.org/10.1109/samos.2012.6404172","title":"An efficient asymmetric distributed lock for embedded multiprocessor systems","display_name":"An efficient asymmetric distributed lock for embedded multiprocessor systems","publication_year":2012,"publication_date":"2012-07-01","ids":{"openalex":"https://openalex.org/W1487927093","doi":"https://doi.org/10.1109/samos.2012.6404172","mag":"1487927093"},"language":"en","primary_location":{"id":"doi:10.1109/samos.2012.6404172","is_oa":false,"landing_page_url":"https://doi.org/10.1109/samos.2012.6404172","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 International Conference on Embedded Computer Systems (SAMOS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://ris.utwente.nl/ws/files/5440730/Rutgers_-_An_Efficient_Asymmetric_Distributed_Lock_for_Embedded_Multiprocessor_Systems.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111984679","display_name":"Jochem H. Rutgers","orcid":null},"institutions":[{"id":"https://openalex.org/I94624287","display_name":"University of Twente","ror":"https://ror.org/006hf6230","country_code":"NL","type":"education","lineage":["https://openalex.org/I94624287"]}],"countries":["NL"],"is_corresponding":true,"raw_author_name":"Jochem H. Rutgers","raw_affiliation_strings":["Department of EEMCS, University of Twente, AE Enschede, The Netherlands","University of Twente, Department of EEMCS, P.O. Box 217, 7500 AE Enschede, The Netherlands#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of EEMCS, University of Twente, AE Enschede, The Netherlands","institution_ids":["https://openalex.org/I94624287"]},{"raw_affiliation_string":"University of Twente, Department of EEMCS, P.O. Box 217, 7500 AE Enschede, The Netherlands#TAB#","institution_ids":["https://openalex.org/I94624287"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111443523","display_name":"Marco J.G. Bekooij","orcid":null},"institutions":[{"id":"https://openalex.org/I94624287","display_name":"University of Twente","ror":"https://ror.org/006hf6230","country_code":"NL","type":"education","lineage":["https://openalex.org/I94624287"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Marco J.G. Bekooij","raw_affiliation_strings":["Department of EEMCS, University of Twente, AE Enschede, The Netherlands","University of Twente, Department of EEMCS, P.O. Box 217, 7500 AE Enschede, The Netherlands#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of EEMCS, University of Twente, AE Enschede, The Netherlands","institution_ids":["https://openalex.org/I94624287"]},{"raw_affiliation_string":"University of Twente, Department of EEMCS, P.O. Box 217, 7500 AE Enschede, The Netherlands#TAB#","institution_ids":["https://openalex.org/I94624287"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111430194","display_name":"Gerard J.M. Smit","orcid":"https://orcid.org/0000-0002-8595-0106"},"institutions":[{"id":"https://openalex.org/I94624287","display_name":"University of Twente","ror":"https://ror.org/006hf6230","country_code":"NL","type":"education","lineage":["https://openalex.org/I94624287"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Gerard J.M. Smit","raw_affiliation_strings":["Department of EEMCS, University of Twente, AE Enschede, The Netherlands","University of Twente, Department of EEMCS, P.O. Box 217, 7500 AE Enschede, The Netherlands#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of EEMCS, University of Twente, AE Enschede, The Netherlands","institution_ids":["https://openalex.org/I94624287"]},{"raw_affiliation_string":"University of Twente, Department of EEMCS, P.O. Box 217, 7500 AE Enschede, The Netherlands#TAB#","institution_ids":["https://openalex.org/I94624287"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5111984679"],"corresponding_institution_ids":["https://openalex.org/I94624287"],"apc_list":null,"apc_paid":null,"fwci":1.1711,"has_fulltext":true,"cited_by_count":5,"citation_normalized_percentile":{"value":0.76682344,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"62","issue":null,"first_page":"176","last_page":"182"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8577463626861572},{"id":"https://openalex.org/keywords/lock","display_name":"Lock (firearm)","score":0.6552985310554504},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.6067612767219543},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6066873073577881},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5850275158882141},{"id":"https://openalex.org/keywords/bus-sniffing","display_name":"Bus sniffing","score":0.5646726489067078},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.5560187101364136},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.5379685759544373},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.5334981083869934},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5333176851272583},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5291982889175415},{"id":"https://openalex.org/keywords/concurrent-data-structure","display_name":"Concurrent data structure","score":0.46304967999458313},{"id":"https://openalex.org/keywords/distributed-memory","display_name":"Distributed memory","score":0.4388493299484253},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.41470277309417725},{"id":"https://openalex.org/keywords/distributed-shared-memory","display_name":"Distributed shared memory","score":0.412325382232666},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.4088796377182007},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.40024447441101074},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.3151126503944397},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.26335179805755615},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.2569763660430908},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.24176239967346191},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.24124279618263245},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.21632307767868042},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.2153874933719635},{"id":"https://openalex.org/keywords/concurrency","display_name":"Concurrency","score":0.18120890855789185},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.12297073006629944},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.09656691551208496}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8577463626861572},{"id":"https://openalex.org/C174839445","wikidata":"https://www.wikidata.org/wiki/Q1134386","display_name":"Lock (firearm)","level":2,"score":0.6552985310554504},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.6067612767219543},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6066873073577881},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5850275158882141},{"id":"https://openalex.org/C51185590","wikidata":"https://www.wikidata.org/wiki/Q1017228","display_name":"Bus sniffing","level":5,"score":0.5646726489067078},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.5560187101364136},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.5379685759544373},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.5334981083869934},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5333176851272583},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5291982889175415},{"id":"https://openalex.org/C203222032","wikidata":"https://www.wikidata.org/wiki/Q5159104","display_name":"Concurrent data structure","level":3,"score":0.46304967999458313},{"id":"https://openalex.org/C91481028","wikidata":"https://www.wikidata.org/wiki/Q1054686","display_name":"Distributed memory","level":3,"score":0.4388493299484253},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.41470277309417725},{"id":"https://openalex.org/C39528615","wikidata":"https://www.wikidata.org/wiki/Q1229610","display_name":"Distributed shared memory","level":5,"score":0.412325382232666},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.4088796377182007},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.40024447441101074},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.3151126503944397},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.26335179805755615},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.2569763660430908},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.24176239967346191},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.24124279618263245},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.21632307767868042},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.2153874933719635},{"id":"https://openalex.org/C193702766","wikidata":"https://www.wikidata.org/wiki/Q1414548","display_name":"Concurrency","level":2,"score":0.18120890855789185},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.12297073006629944},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.09656691551208496},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1109/samos.2012.6404172","is_oa":false,"landing_page_url":"https://doi.org/10.1109/samos.2012.6404172","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 International Conference on Embedded Computer Systems (SAMOS)","raw_type":"proceedings-article"},{"id":"pmh:oai:ris.utwente.nl:publications/16f10044-7e49-44f2-a2fb-aa4d1b77c9a6","is_oa":true,"landing_page_url":"https://research.utwente.nl/en/publications/16f10044-7e49-44f2-a2fb-aa4d1b77c9a6","pdf_url":"https://ris.utwente.nl/ws/files/5440730/Rutgers_-_An_Efficient_Asymmetric_Distributed_Lock_for_Embedded_Multiprocessor_Systems.pdf","source":{"id":"https://openalex.org/S4406922991","display_name":"University of Twente Research Information","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Rutgers, J H, Bekooij, M J G & Smit, G J M 2012, An Efficient Asymmetric Distributed Lock for Embedded Multiprocessor Systems. in Proceedings of the International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (IC-SAMOS 2012). IEEE, USA, pp. 176-182, 2012 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation, IC-SAMOS XII, Samos, Greece, 16/07/12. https://doi.org/10.1109/SAMOS.2012.6404172","raw_type":"info:eu-repo/semantics/publishedVersion"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.851.9867","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.851.9867","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://doc.utwente.nl/80925/1/Rutgers_-_An_Efficient_Asymmetric_Distributed_Lock_for_Embedded_Multiprocessor_Systems.pdf","raw_type":"text"},{"id":"pmh:oai:ris.utwente.nl:publications/16f10044-7e49-44f2-a2fb-aa4d1b77c9a6","is_oa":false,"landing_page_url":null,"pdf_url":null,"source":{"id":"https://openalex.org/S4406922991","display_name":"University of Twente Research Information","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":""}],"best_oa_location":{"id":"pmh:oai:ris.utwente.nl:publications/16f10044-7e49-44f2-a2fb-aa4d1b77c9a6","is_oa":true,"landing_page_url":"https://research.utwente.nl/en/publications/16f10044-7e49-44f2-a2fb-aa4d1b77c9a6","pdf_url":"https://ris.utwente.nl/ws/files/5440730/Rutgers_-_An_Efficient_Asymmetric_Distributed_Lock_for_Embedded_Multiprocessor_Systems.pdf","source":{"id":"https://openalex.org/S4406922991","display_name":"University of Twente Research Information","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Rutgers, J H, Bekooij, M J G & Smit, G J M 2012, An Efficient Asymmetric Distributed Lock for Embedded Multiprocessor Systems. in Proceedings of the International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (IC-SAMOS 2012). IEEE, USA, pp. 176-182, 2012 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation, IC-SAMOS XII, Samos, Greece, 16/07/12. https://doi.org/10.1109/SAMOS.2012.6404172","raw_type":"info:eu-repo/semantics/publishedVersion"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W1487927093.pdf","grobid_xml":"https://content.openalex.org/works/W1487927093.grobid-xml"},"referenced_works_count":21,"referenced_works":["https://openalex.org/W35708471","https://openalex.org/W1542185767","https://openalex.org/W1964026059","https://openalex.org/W1974420955","https://openalex.org/W2001738739","https://openalex.org/W2006500015","https://openalex.org/W2032510522","https://openalex.org/W2033522208","https://openalex.org/W2041722778","https://openalex.org/W2047762004","https://openalex.org/W2050487400","https://openalex.org/W2065771339","https://openalex.org/W2070908350","https://openalex.org/W2085407655","https://openalex.org/W2145021036","https://openalex.org/W2147797646","https://openalex.org/W2155273512","https://openalex.org/W2167619566","https://openalex.org/W2169115714","https://openalex.org/W4238549726","https://openalex.org/W6820157634"],"related_works":["https://openalex.org/W2407815036","https://openalex.org/W3216777841","https://openalex.org/W1797968800","https://openalex.org/W4291186713","https://openalex.org/W2243652835","https://openalex.org/W2953079396","https://openalex.org/W1965261831","https://openalex.org/W2764760984","https://openalex.org/W2157447097","https://openalex.org/W2105141138"],"abstract_inverted_index":{"Efficient":[0],"synchronization":[1,23],"is":[2,25,113,124,139,159],"a":[3,96,104,111,130],"key":[4],"concern":[5],"in":[6,101,152],"an":[7,28,78],"embedded":[8,85],"many-core":[9],"system-on-chip":[10],"(SoC).":[11],"The":[12],"use":[13],"of":[14,37,47,134,155,168],"atomic":[15],"read-modify-write":[16],"instructions":[17],"combined":[18],"with":[19,103,143],"cache":[20,49,63,90],"coherency":[21,50,64],"as":[22],"primitive":[24],"not":[26,60],"always":[27],"option":[29],"for":[30,55,83],"shared-memory":[31,84],"SoCs":[32],"due":[33],"to":[34,178],"the":[35,45,120,132,156,173],"lack":[36],"suitable":[38],"IP.":[39],"Furthermore,":[40],"there":[41],"are":[42,66,93],"doubts":[43],"about":[44],"scalability":[46],"hardware":[48,89],"protocols.":[51],"Existing":[52],"distributed":[53,80],"locks":[54,151],"NUMA":[56],"multiprocessor":[57,86],"systems":[58,87],"do":[59],"rely":[61],"on":[62],"and":[65,116,171],"more":[67],"scalable,":[68],"but":[69],"exchange":[70],"many":[71],"messages":[72,135],"per":[73,108,137],"lock.":[74],"This":[75],"paper":[76],"introduces":[77],"asymmetric":[79],"lock":[81,138,160],"algorithm":[82],"without":[88],"coherency.":[91],"Messages":[92],"exchanged":[94,136],"via":[95],"low-cost":[97],"inter-processor":[98],"communication":[99],"ring":[100],"combination":[102],"small":[105],"local":[106],"memory":[107,157],"processor.":[109],"Typically,":[110],"mutex":[112],"used":[114],"over":[115,117],"again":[118],"by":[119,126,176],"same":[121],"process,":[122],"which":[123],"exploited":[125],"our":[127,144,164],"algorithm.":[128],"As":[129],"result,":[131],"number":[133],"significantly":[140],"reduced.":[141],"Experiments":[142],"32-core":[145],"system":[146],"show":[147],"that":[148],"when":[149],"having":[150],"SDRAM,":[153],"35%":[154],"traffic":[158,170],"related.":[161],"In":[162],"comparison,":[163],"solution":[165],"eliminates":[166],"all":[167],"this":[169],"reduces":[172],"execution":[174],"time":[175],"up":[177],"89%.":[179]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}