{"id":"https://openalex.org/W2057741164","doi":"https://doi.org/10.1109/samos.2012.6404153","title":"A template-based methodology for efficient microprocessor and FPGA accelerator co-design","display_name":"A template-based methodology for efficient microprocessor and FPGA accelerator co-design","publication_year":2012,"publication_date":"2012-07-01","ids":{"openalex":"https://openalex.org/W2057741164","doi":"https://doi.org/10.1109/samos.2012.6404153","mag":"2057741164"},"language":"en","primary_location":{"id":"doi:10.1109/samos.2012.6404153","is_oa":false,"landing_page_url":"https://doi.org/10.1109/samos.2012.6404153","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 International Conference on Embedded Computer Systems (SAMOS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5058810601","display_name":"Angeliki Kritikakou","orcid":"https://orcid.org/0000-0002-9293-469X"},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Angeliki Kritikakou","raw_affiliation_strings":["Dep. Electrical & Computer Engineering, Univ. of Patras, Patras, Greece","Dep. Electrical & Computer Engineering, Univ. of Patras, Greece, 26500"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dep. Electrical & Computer Engineering, Univ. of Patras, Patras, Greece","institution_ids":["https://openalex.org/I174878644"]},{"raw_affiliation_string":"Dep. Electrical & Computer Engineering, Univ. of Patras, Greece, 26500","institution_ids":["https://openalex.org/I174878644"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033235745","display_name":"Francky Catthoor","orcid":"https://orcid.org/0000-0002-3599-8515"},"institutions":[{"id":"https://openalex.org/I4210114974","display_name":"IMEC","ror":"https://ror.org/02kcbn207","country_code":"BE","type":"nonprofit","lineage":["https://openalex.org/I4210114974"]},{"id":"https://openalex.org/I99464096","display_name":"KU Leuven","ror":"https://ror.org/05f950310","country_code":"BE","type":"education","lineage":["https://openalex.org/I99464096"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Francky Catthoor","raw_affiliation_strings":["Dep. Electrical Engineering (ESAT), Inter-university Micro-Electronics (IMEC), KULeuven, Leuven, Belgium","Inter-university Micro-Electronics (IMEC) & Dep. Electrical Engineering (ESAT), KULeuven, Belgium"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dep. Electrical Engineering (ESAT), Inter-university Micro-Electronics (IMEC), KULeuven, Leuven, Belgium","institution_ids":["https://openalex.org/I4210114974","https://openalex.org/I99464096"]},{"raw_affiliation_string":"Inter-university Micro-Electronics (IMEC) & Dep. Electrical Engineering (ESAT), KULeuven, Belgium","institution_ids":["https://openalex.org/I99464096"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103066193","display_name":"George S. Athanasiou","orcid":"https://orcid.org/0000-0002-3221-7189"},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"George S. Athanasiou","raw_affiliation_strings":["Dep. Electrical & Computer Engineering, Univ. of Patras, Patras, Greece","Dep. Electrical & Computer Engineering, Univ. of Patras, Greece, 26500"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dep. Electrical & Computer Engineering, Univ. of Patras, Patras, Greece","institution_ids":["https://openalex.org/I174878644"]},{"raw_affiliation_string":"Dep. Electrical & Computer Engineering, Univ. of Patras, Greece, 26500","institution_ids":["https://openalex.org/I174878644"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090157400","display_name":"Vasilios Kelefouras","orcid":"https://orcid.org/0000-0001-9591-913X"},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Vasilios Kelefouras","raw_affiliation_strings":["Dep. Electrical & Computer Engineering, Univ. of Patras, Patras, Greece","Dep. Electrical & Computer Engineering, Univ. of Patras, Greece, 26500"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dep. Electrical & Computer Engineering, Univ. of Patras, Patras, Greece","institution_ids":["https://openalex.org/I174878644"]},{"raw_affiliation_string":"Dep. Electrical & Computer Engineering, Univ. of Patras, Greece, 26500","institution_ids":["https://openalex.org/I174878644"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111773679","display_name":"Costas E. Goutis","orcid":null},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Costas Goutis","raw_affiliation_strings":["Dep. Electrical & Computer Engineering, Univ. of Patras, Patras, Greece","Dep. Electrical & Computer Engineering, Univ. of Patras, Greece, 26500"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dep. Electrical & Computer Engineering, Univ. of Patras, Patras, Greece","institution_ids":["https://openalex.org/I174878644"]},{"raw_affiliation_string":"Dep. Electrical & Computer Engineering, Univ. of Patras, Greece, 26500","institution_ids":["https://openalex.org/I174878644"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"2778","issue":null,"first_page":"15","last_page":"22"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8021386861801147},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.667870283126831},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.6476060748100281},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5056495666503906},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.47409138083457947},{"id":"https://openalex.org/keywords/design-methods","display_name":"Design methods","score":0.43666520714759827},{"id":"https://openalex.org/keywords/co-design","display_name":"Co-design","score":0.41848525404930115},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17811304330825806}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8021386861801147},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.667870283126831},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.6476060748100281},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5056495666503906},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.47409138083457947},{"id":"https://openalex.org/C138852830","wikidata":"https://www.wikidata.org/wiki/Q2292993","display_name":"Design methods","level":2,"score":0.43666520714759827},{"id":"https://openalex.org/C180962459","wikidata":"https://www.wikidata.org/wiki/Q1038171","display_name":"Co-design","level":2,"score":0.41848525404930115},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17811304330825806},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/samos.2012.6404153","is_oa":false,"landing_page_url":"https://doi.org/10.1109/samos.2012.6404153","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 International Conference on Embedded Computer Systems (SAMOS)","raw_type":"proceedings-article"},{"id":"pmh:oai:shura.shu.ac.uk:18350","is_oa":false,"landing_page_url":"http://orcid.org/0000-0001-9591-913X>","pdf_url":null,"source":{"id":"https://openalex.org/S4306401600","display_name":"SHURA (Sheffield Hallam University Research Archive) (Sheffield Hallam University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I71422933","host_organization_name":"Sheffield Hallam University","host_organization_lineage":["https://openalex.org/I71422933"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":null,"raw_type":"Book Section"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.47999998927116394}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W1492601037","https://openalex.org/W1540027087","https://openalex.org/W1579143178","https://openalex.org/W1974169079","https://openalex.org/W1986101913","https://openalex.org/W2026981025","https://openalex.org/W2061716691","https://openalex.org/W2081823394","https://openalex.org/W2084543289","https://openalex.org/W2098876400","https://openalex.org/W2109706810","https://openalex.org/W2112293166","https://openalex.org/W2114650941","https://openalex.org/W2115294662","https://openalex.org/W2133941955","https://openalex.org/W2139836711","https://openalex.org/W2146791535","https://openalex.org/W2148949838","https://openalex.org/W2461742468","https://openalex.org/W2867144671","https://openalex.org/W2996989811","https://openalex.org/W3141366627","https://openalex.org/W4253509622","https://openalex.org/W6632077414","https://openalex.org/W6634624825","https://openalex.org/W6718890923"],"related_works":["https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W3171454959","https://openalex.org/W2157190039","https://openalex.org/W4385080093","https://openalex.org/W2012380847","https://openalex.org/W2387488660","https://openalex.org/W4246714815","https://openalex.org/W2962701969"],"abstract_inverted_index":{"Embedded":[0],"applications":[1],"usually":[2,40],"require":[3],"Software/Hardware":[4],"(SW/HW)":[5],"designs":[6,22,138],"to":[7,42,61,65,123],"meet":[8],"the":[9,14,30,34,87,91,97,112,125],"hard":[10],"timing":[11],"constraints":[12],"and":[13,33,73,96,139],"required":[15],"design":[16,105],"flexibility.":[17],"Exhaustive":[18],"exploration":[19],"for":[20,53,86],"SW/HW":[21,66,88],"is":[23,118],"a":[24,48,58,69,74,121],"very":[25],"time":[26],"consuming":[27],"task,":[28],"while":[29],"adhoc":[31],"approaches":[32],"use":[35],"of":[36,127],"partially":[37],"automatic":[38],"tools":[39],"lead":[41],"less":[43],"efficient":[44,50],"designs.":[45,147],"To":[46],"support":[47],"more":[49],"codesign":[51],"process":[52],"FPGA":[54,122],"platforms":[55],"we":[56],"propose":[57],"systematic":[59],"methodology":[60,78],"map":[62],"an":[63],"application":[64,117],"platform":[67],"with":[68,135,144],"custom":[70],"HW":[71,146],"accelerator":[72],"microprocessor":[75],"core.":[76],"The":[77],"mapping":[79],"steps":[80],"are":[81,108],"expressed":[82],"through":[83],"parametric":[84],"templates":[85],"Communication":[89],"Organization,":[90],"Foreground":[92],"(FG)":[93],"Memory":[94],"Management":[95],"Data":[98],"Path":[99],"(DP)":[100],"Mapping.":[101],"Several":[102],"performance-area":[103],"tradeoff":[104],"Pareto":[106],"points":[107],"produced":[109],"by":[110],"instantiating":[111],"templates.":[113],"A":[114],"real-time":[115],"bioimaging":[116],"mapped":[119],"on":[120,132,141],"evaluate":[124],"gains":[126],"our":[128],"approach,":[129],"i.e.":[130],"44,8%":[131],"performance":[133],"compared":[134,143],"pure":[136,145],"SW":[137],"58%":[140],"area":[142]},"counts_by_year":[{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}
