{"id":"https://openalex.org/W2125391893","doi":"https://doi.org/10.1109/samos.2011.6045473","title":"Multicore Communications API (MCAPI) implementation on an FPGA multiprocessor","display_name":"Multicore Communications API (MCAPI) implementation on an FPGA multiprocessor","publication_year":2011,"publication_date":"2011-07-01","ids":{"openalex":"https://openalex.org/W2125391893","doi":"https://doi.org/10.1109/samos.2011.6045473","mag":"2125391893"},"language":"en","primary_location":{"id":"doi:10.1109/samos.2011.6045473","is_oa":false,"landing_page_url":"https://doi.org/10.1109/samos.2011.6045473","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5074320213","display_name":"Lauri Matilainen","orcid":null},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Lauri Matilainen","raw_affiliation_strings":["Department of Computer Systems, Tampere University of Technology, Tampere, Finland","Tampere University of Technology, Department of Computer Systems, P.O. Box 553, 33101 Tampere, Finland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Systems, Tampere University of Technology, Tampere, Finland","institution_ids":["https://openalex.org/I4210133110"]},{"raw_affiliation_string":"Tampere University of Technology, Department of Computer Systems, P.O. Box 553, 33101 Tampere, Finland","institution_ids":["https://openalex.org/I4210133110"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078390067","display_name":"Erno Salminen","orcid":null},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Erno Salminen","raw_affiliation_strings":["Department of Computer Systems, Tampere University of Technology, Tampere, Finland","Tampere University of Technology, Department of Computer Systems, P.O. Box 553, 33101 Tampere, Finland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Systems, Tampere University of Technology, Tampere, Finland","institution_ids":["https://openalex.org/I4210133110"]},{"raw_affiliation_string":"Tampere University of Technology, Department of Computer Systems, P.O. Box 553, 33101 Tampere, Finland","institution_ids":["https://openalex.org/I4210133110"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102937415","display_name":"Timo D. H\u00e4m\u00e4l\u00e4inen","orcid":"https://orcid.org/0000-0002-7867-0800"},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Timo D. Hamalainen","raw_affiliation_strings":["Department of Computer Systems, Tampere University of Technology, Tampere, Finland","Tampere University of Technology, Department of Computer Systems, P.O. Box 553, 33101 Tampere, Finland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Systems, Tampere University of Technology, Tampere, Finland","institution_ids":["https://openalex.org/I4210133110"]},{"raw_affiliation_string":"Tampere University of Technology, Department of Computer Systems, P.O. Box 553, 33101 Tampere, Finland","institution_ids":["https://openalex.org/I4210133110"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5028871801","display_name":"Marko H\u00e4nnik\u00e4inen","orcid":null},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Marko Hannikainen","raw_affiliation_strings":["Department of Computer Systems, Tampere University of Technology, Tampere, Finland","Tampere University of Technology, Department of Computer Systems, P.O. Box 553, 33101 Tampere, Finland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Systems, Tampere University of Technology, Tampere, Finland","institution_ids":["https://openalex.org/I4210133110"]},{"raw_affiliation_string":"Tampere University of Technology, Department of Computer Systems, P.O. Box 553, 33101 Tampere, Finland","institution_ids":["https://openalex.org/I4210133110"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.8034,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.86238954,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"14","issue":null,"first_page":"286","last_page":"293"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.8728275299072266},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8132957816123962},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6881963014602661},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6026689410209656},{"id":"https://openalex.org/keywords/pci-express","display_name":"PCI Express","score":0.5881025195121765},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.5750933289527893},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.548218846321106},{"id":"https://openalex.org/keywords/application-programming-interface","display_name":"Application programming interface","score":0.47004857659339905},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.43679094314575195},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.429523766040802},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4114706516265869}],"concepts":[{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.8728275299072266},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8132957816123962},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6881963014602661},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6026689410209656},{"id":"https://openalex.org/C64270927","wikidata":"https://www.wikidata.org/wiki/Q206924","display_name":"PCI Express","level":3,"score":0.5881025195121765},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.5750933289527893},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.548218846321106},{"id":"https://openalex.org/C99613125","wikidata":"https://www.wikidata.org/wiki/Q165194","display_name":"Application programming interface","level":2,"score":0.47004857659339905},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.43679094314575195},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.429523766040802},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4114706516265869},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/samos.2011.6045473","is_oa":false,"landing_page_url":"https://doi.org/10.1109/samos.2011.6045473","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.47999998927116394,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1528277995","https://openalex.org/W2011868109","https://openalex.org/W2037214773","https://openalex.org/W2079725196","https://openalex.org/W2104085789","https://openalex.org/W2116182251","https://openalex.org/W2120080222","https://openalex.org/W2124025548","https://openalex.org/W2125194390","https://openalex.org/W2126795434","https://openalex.org/W2136058988","https://openalex.org/W2159207724","https://openalex.org/W2164095419","https://openalex.org/W4232264434","https://openalex.org/W4285719527","https://openalex.org/W6683943036"],"related_works":["https://openalex.org/W4281711577","https://openalex.org/W2178653557","https://openalex.org/W2106200299","https://openalex.org/W2994908368","https://openalex.org/W2502691491","https://openalex.org/W1976012348","https://openalex.org/W2002682434","https://openalex.org/W2137671689","https://openalex.org/W4387782849","https://openalex.org/W2120080222"],"abstract_inverted_index":{"The":[0,49,107],"design":[1],"and":[2,17,61,85,92,116],"implementation":[3,25,81],"of":[4,26,36],"an":[5,24,45,99],"application":[6,100],"programming":[7,56],"interface":[8],"(API)":[9],"is":[10,51,70,112,121],"a":[11,32,54,102],"trade-off":[12],"between":[13],"abstraction":[14],"it":[15,19],"provides":[16],"overheads":[18],"causes.":[20],"This":[21],"paper":[22],"presents":[23],"Multicore":[27],"Communications":[28],"API":[29,57],"(MCAPI)":[30],"on":[31,82],"heterogeneous":[33],"platform":[34],"consisting":[35],"FPGA-based":[37],"multiprocessor":[38],"system-on-chip":[39],"(MPSoC)":[40],"connected":[41],"via":[42],"PCIe":[43],"to":[44,52,58,72,97,104,132],"external":[46],"CPU":[47],"board.":[48],"purpose":[50],"provide":[53],"unified":[55],"different":[59],"processor":[60],"OS":[62],"types":[63],"as":[64,66],"well":[65],"hardware":[67],"IP-blocks.":[68],"MCAPI":[69,79],"shown":[71],"meet":[73],"these":[74],"requirements.":[75],"We":[76],"show":[77],"the":[78,89,94,105,117],"transport":[80],"three":[83],"processors":[84],"two":[86],"buses,":[87],"measure":[88],"overhead":[90],"cost,":[91],"analyze":[93],"effort":[95],"required":[96],"port":[98],"from":[101],"PC":[103],"MPSoC.":[106],"measured":[108],"library":[109],"memory":[110],"footprint":[111],"less":[113],"than":[114],"25KB":[115],"roundtrip":[118],"communication":[119],"latency":[120],"diminishing":[122],"low":[123],"-":[124,130],"only":[125],"few":[126],"dozen":[127],"clock":[128],"cycles":[129],"compared":[131],"non-MCAPI":[133],"implementation.":[134]},"counts_by_year":[{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":6},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}