{"id":"https://openalex.org/W2169248084","doi":"https://doi.org/10.1109/samos.2011.6045448","title":"TCEMC: A co-design flow for application-specific multicores","display_name":"TCEMC: A co-design flow for application-specific multicores","publication_year":2011,"publication_date":"2011-07-01","ids":{"openalex":"https://openalex.org/W2169248084","doi":"https://doi.org/10.1109/samos.2011.6045448","mag":"2169248084"},"language":"en","primary_location":{"id":"doi:10.1109/samos.2011.6045448","is_oa":false,"landing_page_url":"https://doi.org/10.1109/samos.2011.6045448","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5050272735","display_name":"Pekka J\u00e4\u00e4skel\u00e4inen","orcid":"https://orcid.org/0000-0001-5707-8544"},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Pekka O. Jaaskelainen","raw_affiliation_strings":["Department of Computer Systems, Tampere University of Technology, Tampere, Finland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Systems, Tampere University of Technology, Tampere, Finland","institution_ids":["https://openalex.org/I4210133110"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078390067","display_name":"Erno Salminen","orcid":null},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Erno O. Salminen","raw_affiliation_strings":["Department of Computer Systems, Tampere University of Technology, Tampere, Finland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Systems, Tampere University of Technology, Tampere, Finland","institution_ids":["https://openalex.org/I4210133110"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075197195","display_name":"Carlos S. de La Lama","orcid":"https://orcid.org/0000-0002-7251-636X"},"institutions":[{"id":"https://openalex.org/I182083151","display_name":"Universidad Rey Juan Carlos","ror":"https://ror.org/01v5cv687","country_code":"ES","type":"education","lineage":["https://openalex.org/I182083151"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Carlos S. de La Lama","raw_affiliation_strings":["Department of Computer Architecture, Universidad Rey Juan Carlos, Madrid, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Architecture, Universidad Rey Juan Carlos, Madrid, Spain","institution_ids":["https://openalex.org/I182083151"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070892606","display_name":"Jarmo Takala","orcid":"https://orcid.org/0000-0003-0097-1010"},"institutions":[{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI"],"is_corresponding":false,"raw_author_name":"Jarmo H. Takala","raw_affiliation_strings":["Department of Computer Systems, Tampere University of Technology, Tampere, Finland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Systems, Tampere University of Technology, Tampere, Finland","institution_ids":["https://openalex.org/I4210133110"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072702455","display_name":"Jos\u00e9 I. Mart\u00ednez","orcid":"https://orcid.org/0000-0002-2086-8603"},"institutions":[{"id":"https://openalex.org/I182083151","display_name":"Universidad Rey Juan Carlos","ror":"https://ror.org/01v5cv687","country_code":"ES","type":"education","lineage":["https://openalex.org/I182083151"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Jose Ignacio Martinez","raw_affiliation_strings":["Department of Computer Architecture, Universidad Rey Juan Carlos, Madrid, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Architecture, Universidad Rey Juan Carlos, Madrid, Spain","institution_ids":["https://openalex.org/I182083151"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.0305,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.7980486,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"85","last_page":"92"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.923999011516571},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8612768054008484},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.7748641967773438},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.7061866521835327},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.6880532503128052},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6821631789207458},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6381370425224304},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4934610426425934},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.4778118431568146},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.476870596408844},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.46834179759025574},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.43977367877960205},{"id":"https://openalex.org/keywords/programming-paradigm","display_name":"Programming paradigm","score":0.42580902576446533},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4253149926662445},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.15969929099082947},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1257380247116089}],"concepts":[{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.923999011516571},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8612768054008484},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.7748641967773438},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.7061866521835327},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.6880532503128052},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6821631789207458},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6381370425224304},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4934610426425934},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.4778118431568146},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.476870596408844},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.46834179759025574},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.43977367877960205},{"id":"https://openalex.org/C34165917","wikidata":"https://www.wikidata.org/wiki/Q188267","display_name":"Programming paradigm","level":2,"score":0.42580902576446533},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4253149926662445},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.15969929099082947},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1257380247116089},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/samos.2011.6045448","is_oa":false,"landing_page_url":"https://doi.org/10.1109/samos.2011.6045448","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320307798","display_name":"Nokia","ror":"https://ror.org/04pkc8m17"},{"id":"https://openalex.org/F4320321108","display_name":"Academy of Finland","ror":"https://ror.org/05k73zm37"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1494658332","https://openalex.org/W1503174509","https://openalex.org/W2016559894","https://openalex.org/W2051598123","https://openalex.org/W2070211153","https://openalex.org/W2080859692","https://openalex.org/W2106193445","https://openalex.org/W2120080222","https://openalex.org/W2134008116","https://openalex.org/W2139874340","https://openalex.org/W2146411490","https://openalex.org/W2153185479","https://openalex.org/W2162767333","https://openalex.org/W4246166885","https://openalex.org/W6668107697"],"related_works":["https://openalex.org/W1973069902","https://openalex.org/W2002682434","https://openalex.org/W2169248084","https://openalex.org/W211156700","https://openalex.org/W2124403023","https://openalex.org/W2016843712","https://openalex.org/W2133408453","https://openalex.org/W2051542972","https://openalex.org/W1989457680","https://openalex.org/W1968980404"],"abstract_inverted_index":{"Contemporary":[0],"embedded":[1,31,52],"systems":[2],"are":[3],"often":[4],"designed":[5,110],"as":[6,83],"Multiprocessor":[7],"System-on-Chips":[8],"(MPSoC)":[9],"which":[10],"include":[11],"multiple":[12],"processors":[13],"and":[14,97,119,136,141],"other":[15],"peripherals":[16],"on":[17],"a":[18,57,69,102],"single":[19,103],"chip.":[20],"In":[21],"contrast":[22],"to":[23,36,48],"general":[24],"purpose":[25],"multiprocessors,":[26],"the":[27,37,40,62,84,92,95,109,126,133],"design":[28,59,128,134,156],"of":[29,39,50,61,94,108,125],"an":[30,153],"MPSoC":[32,53],"is":[33],"usually":[34],"customized":[35,64],"requirements":[38],"application":[41,85],"domain.":[42],"The":[43,88,146],"need":[44],"for":[45,56,152],"fast":[46],"time":[47],"market":[49],"new":[51],"designs":[54],"calls":[55],"rapid":[58],"flow":[60,77,135],"included":[63],"processors.":[65],"This":[66,130],"paper":[67,131],"proposes":[68],"Multicore":[70],"Application-Specific":[71],"Instruction":[72],"Set":[73],"Processor":[74],"(MCASIP)":[75],"co-design":[76],"that":[78],"exploits":[79],"parallel":[80],"programming":[81,105],"languages":[82],"description":[86],"format.":[87],"designer":[89],"can":[90,113],"capture":[91],"parallelism":[93],"algorithm":[96],"exploit":[98],"specialized":[99],"instructions":[100],"using":[101],"high-level":[104],"language.":[106],"Parallelism":[107],"MCASIP":[111,127],"architectures":[112],"be":[114],"scaled":[115],"both":[116],"at":[117],"instruction":[118],"task":[120],"levels,":[121],"enabling":[122],"easy":[123],"exploration":[124],"space.":[129],"describes":[132],"its":[137,143],"key":[138],"technical":[139],"challenges,":[140],"demonstrates":[142],"scalability":[144],"potential.":[145],"presented":[147],"preliminary":[148],"results":[149],"show":[150],"promise":[151],"efficient":[154],"multiprocessor":[155],"methodology.":[157]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}