{"id":"https://openalex.org/W2148423651","doi":"https://doi.org/10.1109/saci.2011.5873047","title":"Simulation and implementation of a BPSK modulator on FPGA","display_name":"Simulation and implementation of a BPSK modulator on FPGA","publication_year":2011,"publication_date":"2011-05-01","ids":{"openalex":"https://openalex.org/W2148423651","doi":"https://doi.org/10.1109/saci.2011.5873047","mag":"2148423651"},"language":"en","primary_location":{"id":"doi:10.1109/saci.2011.5873047","is_oa":false,"landing_page_url":"https://doi.org/10.1109/saci.2011.5873047","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 6th IEEE International Symposium on Applied Computational Intelligence and Informatics (SACI)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5112190511","display_name":"Sorin Popescu","orcid":null},"institutions":[{"id":"https://openalex.org/I3122695212","display_name":"Polytechnic University of Timi\u015foara","ror":"https://ror.org/02v91gy68","country_code":"RO","type":"education","lineage":["https://openalex.org/I3122695212"]}],"countries":["RO"],"is_corresponding":false,"raw_author_name":"S.O. Popescu","raw_affiliation_strings":["Applied Electronics Department, Faculty of Electronics and Telecommunications, Polytechnic University of Timisoara, Romania"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Applied Electronics Department, Faculty of Electronics and Telecommunications, Polytechnic University of Timisoara, Romania","institution_ids":["https://openalex.org/I3122695212"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041219478","display_name":"Aurel Gontean","orcid":"https://orcid.org/0000-0002-1485-6710"},"institutions":[{"id":"https://openalex.org/I3122695212","display_name":"Polytechnic University of Timi\u015foara","ror":"https://ror.org/02v91gy68","country_code":"RO","type":"education","lineage":["https://openalex.org/I3122695212"]}],"countries":["RO"],"is_corresponding":false,"raw_author_name":"A.S. Gontean","raw_affiliation_strings":["Applied Electronics Department, Faculty of Electronics and Telecommunications, Polytechnic University of Timisoara, Romania"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Applied Electronics Department, Faculty of Electronics and Telecommunications, Polytechnic University of Timisoara, Romania","institution_ids":["https://openalex.org/I3122695212"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5006205670","display_name":"Georgeta Budura","orcid":null},"institutions":[{"id":"https://openalex.org/I3122695212","display_name":"Polytechnic University of Timi\u015foara","ror":"https://ror.org/02v91gy68","country_code":"RO","type":"education","lineage":["https://openalex.org/I3122695212"]}],"countries":["RO"],"is_corresponding":false,"raw_author_name":"G. Budura","raw_affiliation_strings":["Telecommunications Department, Faculty of Electronics and Telecomunications, Polytechnic University of Timisoara, Romania"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Telecommunications Department, Faculty of Electronics and Telecomunications, Polytechnic University of Timisoara, Romania","institution_ids":["https://openalex.org/I3122695212"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I3122695212"],"apc_list":null,"apc_paid":null,"fwci":3.6573,"has_fulltext":false,"cited_by_count":25,"citation_normalized_percentile":{"value":0.93340381,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"459","last_page":"463"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12564","display_name":"Sensor Technology and Measurement Systems","score":0.878000020980835,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12564","display_name":"Sensor Technology and Measurement Systems","score":0.878000020980835,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12898","display_name":"Induction Heating and Inverter Technology","score":0.8281999826431274,"subfield":{"id":"https://openalex.org/subfields/2210","display_name":"Mechanical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8952208757400513},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.796356201171875},{"id":"https://openalex.org/keywords/phase-shift-keying","display_name":"Phase-shift keying","score":0.7157964706420898},{"id":"https://openalex.org/keywords/matlab","display_name":"MATLAB","score":0.6522814035415649},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6344291567802429},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.5617478489875793},{"id":"https://openalex.org/keywords/signal-generator","display_name":"Signal generator","score":0.542794406414032},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.4936719834804535},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.46830427646636963},{"id":"https://openalex.org/keywords/stateflow","display_name":"Stateflow","score":0.43855857849121094},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.385333776473999},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.33373284339904785},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22077593207359314},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.12915217876434326},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09041929244995117},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.07830837368965149},{"id":"https://openalex.org/keywords/bit-error-rate","display_name":"Bit error rate","score":0.07445317506790161}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8952208757400513},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.796356201171875},{"id":"https://openalex.org/C186378180","wikidata":"https://www.wikidata.org/wiki/Q4874866","display_name":"Phase-shift keying","level":4,"score":0.7157964706420898},{"id":"https://openalex.org/C2780365114","wikidata":"https://www.wikidata.org/wiki/Q169478","display_name":"MATLAB","level":2,"score":0.6522814035415649},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6344291567802429},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.5617478489875793},{"id":"https://openalex.org/C207912722","wikidata":"https://www.wikidata.org/wiki/Q1259123","display_name":"Signal generator","level":3,"score":0.542794406414032},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.4936719834804535},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.46830427646636963},{"id":"https://openalex.org/C2779752788","wikidata":"https://www.wikidata.org/wiki/Q1266659","display_name":"Stateflow","level":3,"score":0.43855857849121094},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.385333776473999},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33373284339904785},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22077593207359314},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.12915217876434326},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09041929244995117},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.07830837368965149},{"id":"https://openalex.org/C56296756","wikidata":"https://www.wikidata.org/wiki/Q840922","display_name":"Bit error rate","level":3,"score":0.07445317506790161},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/saci.2011.5873047","is_oa":false,"landing_page_url":"https://doi.org/10.1109/saci.2011.5873047","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 6th IEEE International Symposium on Applied Computational Intelligence and Informatics (SACI)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320338080","display_name":"European Social Fund","ror":"https://ror.org/00k4n6c32"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W47403321","https://openalex.org/W1485594735","https://openalex.org/W1508022626","https://openalex.org/W2129262759","https://openalex.org/W2130244930","https://openalex.org/W2137160369","https://openalex.org/W6628958641","https://openalex.org/W6630431013"],"related_works":["https://openalex.org/W2110818533","https://openalex.org/W1917852300","https://openalex.org/W2384838054","https://openalex.org/W2139058049","https://openalex.org/W2548456620","https://openalex.org/W2376018793","https://openalex.org/W2911649771","https://openalex.org/W2169179842","https://openalex.org/W2148697719","https://openalex.org/W2070083638"],"abstract_inverted_index":{"The":[0,39,55],"paper":[1],"presents":[2],"the":[3,27,30,48,64],"simulation":[4],"of":[5,29],"a":[6,16,33],"BPSK":[7],"Modulator":[8],"using":[9,47],"Matlab/":[10],"Simulink":[11],"environment":[12],"and":[13],"System":[14],"Generator,":[15],"tool":[17],"from":[18,59],"Xilinx":[19,52],"used":[20],"for":[21],"FPGA":[22,46],"design":[23],"as":[24,26],"well":[25],"implementation":[28],"modulator":[31,40],"on":[32,45,51],"Spartan":[34],"3E":[35],"Starter":[36],"Kit":[37],"board.":[38],"algorithm":[41],"has":[42],"been":[43],"implemented":[44],"VHDL":[49],"language":[50],"ISE":[53],"12.3.":[54],"modulated":[56],"signal":[57,65],"obtained":[58,66],"simulations":[60],"was":[61],"compared":[62],"with":[63],"after":[67],"implementation.":[68]},"counts_by_year":[{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":3}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}