{"id":"https://openalex.org/W4321488892","doi":"https://doi.org/10.1109/rws55624.2023.10046322","title":"A ROM-Less DDS with Single Current-Switch Array Using Self-Adjusting Two-Step Integrator","display_name":"A ROM-Less DDS with Single Current-Switch Array Using Self-Adjusting Two-Step Integrator","publication_year":2023,"publication_date":"2023-01-22","ids":{"openalex":"https://openalex.org/W4321488892","doi":"https://doi.org/10.1109/rws55624.2023.10046322"},"language":"en","primary_location":{"id":"doi:10.1109/rws55624.2023.10046322","is_oa":false,"landing_page_url":"https://doi.org/10.1109/rws55624.2023.10046322","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE Radio and Wireless Symposium (RWS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5024224581","display_name":"Haruki Shibue","orcid":null},"institutions":[{"id":"https://openalex.org/I135768898","display_name":"Ritsumeikan University","ror":"https://ror.org/0197nmd03","country_code":"JP","type":"education","lineage":["https://openalex.org/I135768898","https://openalex.org/I4390039241"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Haruki Shibue","raw_affiliation_strings":["Department of Electrical and Electronic Engineeiring, Ritsumeikan University Kusatsu,Shiga,Japan","Department of Electrical and Electronic Engineeiring, Ritsumeikan University Kusatsu, Shiga, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineeiring, Ritsumeikan University Kusatsu,Shiga,Japan","institution_ids":["https://openalex.org/I135768898"]},{"raw_affiliation_string":"Department of Electrical and Electronic Engineeiring, Ritsumeikan University Kusatsu, Shiga, Japan","institution_ids":["https://openalex.org/I135768898"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5015690849","display_name":"Hideyuki Nosaka","orcid":"https://orcid.org/0000-0002-3994-0118"},"institutions":[{"id":"https://openalex.org/I135768898","display_name":"Ritsumeikan University","ror":"https://ror.org/0197nmd03","country_code":"JP","type":"education","lineage":["https://openalex.org/I135768898","https://openalex.org/I4390039241"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Hideyuki Nosaka","raw_affiliation_strings":["Department of Electrical and Electronic Engineeiring, Ritsumeikan University Kusatsu,Shiga,Japan","Department of Electrical and Electronic Engineeiring, Ritsumeikan University Kusatsu, Shiga, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineeiring, Ritsumeikan University Kusatsu,Shiga,Japan","institution_ids":["https://openalex.org/I135768898"]},{"raw_affiliation_string":"Department of Electrical and Electronic Engineeiring, Ritsumeikan University Kusatsu, Shiga, Japan","institution_ids":["https://openalex.org/I135768898"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I135768898"],"apc_list":null,"apc_paid":null,"fwci":3.2452,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.92061436,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"61","last_page":"63"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9894999861717224,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9872999787330627,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/integrator","display_name":"Integrator","score":0.738332211971283},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.6218782067298889},{"id":"https://openalex.org/keywords/accumulator","display_name":"Accumulator (cryptography)","score":0.5314273834228516},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.530795156955719},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5285961627960205},{"id":"https://openalex.org/keywords/direct-digital-synthesizer","display_name":"Direct digital synthesizer","score":0.5122012495994568},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.45592808723449707},{"id":"https://openalex.org/keywords/spurious-relationship","display_name":"Spurious relationship","score":0.4508197605609894},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.44796353578567505},{"id":"https://openalex.org/keywords/interpolation","display_name":"Interpolation (computer graphics)","score":0.4205842614173889},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4164174497127533},{"id":"https://openalex.org/keywords/amplitude","display_name":"Amplitude","score":0.4112313985824585},{"id":"https://openalex.org/keywords/frequency-synthesizer","display_name":"Frequency synthesizer","score":0.33010566234588623},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.20095983147621155},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1915990114212036},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.19144529104232788},{"id":"https://openalex.org/keywords/optics","display_name":"Optics","score":0.13845527172088623},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.13031813502311707},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.12114116549491882}],"concepts":[{"id":"https://openalex.org/C79518650","wikidata":"https://www.wikidata.org/wiki/Q2081431","display_name":"Integrator","level":3,"score":0.738332211971283},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.6218782067298889},{"id":"https://openalex.org/C2078106","wikidata":"https://www.wikidata.org/wiki/Q14906620","display_name":"Accumulator (cryptography)","level":2,"score":0.5314273834228516},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.530795156955719},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5285961627960205},{"id":"https://openalex.org/C166089067","wikidata":"https://www.wikidata.org/wiki/Q1227465","display_name":"Direct digital synthesizer","level":5,"score":0.5122012495994568},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.45592808723449707},{"id":"https://openalex.org/C97256817","wikidata":"https://www.wikidata.org/wiki/Q1462316","display_name":"Spurious relationship","level":2,"score":0.4508197605609894},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.44796353578567505},{"id":"https://openalex.org/C137800194","wikidata":"https://www.wikidata.org/wiki/Q11713455","display_name":"Interpolation (computer graphics)","level":3,"score":0.4205842614173889},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4164174497127533},{"id":"https://openalex.org/C180205008","wikidata":"https://www.wikidata.org/wiki/Q159190","display_name":"Amplitude","level":2,"score":0.4112313985824585},{"id":"https://openalex.org/C182099602","wikidata":"https://www.wikidata.org/wiki/Q2660678","display_name":"Frequency synthesizer","level":4,"score":0.33010566234588623},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.20095983147621155},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1915990114212036},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.19144529104232788},{"id":"https://openalex.org/C120665830","wikidata":"https://www.wikidata.org/wiki/Q14620","display_name":"Optics","level":1,"score":0.13845527172088623},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.13031813502311707},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.12114116549491882},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C126042441","wikidata":"https://www.wikidata.org/wiki/Q1324888","display_name":"Frame (networking)","level":2,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/rws55624.2023.10046322","is_oa":false,"landing_page_url":"https://doi.org/10.1109/rws55624.2023.10046322","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE Radio and Wireless Symposium (RWS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.9100000262260437,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1988110910","https://openalex.org/W2000695325","https://openalex.org/W2083563259","https://openalex.org/W2087468076","https://openalex.org/W2163647823","https://openalex.org/W4280608146"],"related_works":["https://openalex.org/W2166555237","https://openalex.org/W2161572852","https://openalex.org/W2622028395","https://openalex.org/W4386197759","https://openalex.org/W2389258116","https://openalex.org/W2393010087","https://openalex.org/W2015962950","https://openalex.org/W3035420365","https://openalex.org/W4200374561","https://openalex.org/W2798586687"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,10],"new":[4],"low-power":[5],"ROM-less":[6],"DDS":[7,28,93],"with":[8,32],"only":[9],"single":[11],"current-switch":[12,65,112],"array.":[13],"The":[14,36,88],"phase":[15,73,118],"interpolator":[16],"reduces":[17],"the":[18,22,27,50,54,59,63,71,100,104,111,117,129,140],"jitter":[19],"contained":[20],"in":[21,70,127],"accumulator":[23],"overflow":[24],"signal,":[25],"so":[26],"can":[29,76],"obtain":[30],"pulses":[31],"high":[33],"frequency":[34,89,124],"purity.":[35],"newly":[37],"proposed":[38],"self-adjusting":[39],"two-step":[40],"integrator":[41],"automatically":[42],"generates":[43],"ramp":[44],"waves":[45],"of":[46,91,103,110,139],"appropriate":[47],"amplitude,":[48],"eliminating":[49],"need":[51],"to":[52,58,96,116,135],"change":[53],"threshold":[55,105],"voltage":[56,106],"according":[57],"clock":[60],"frequency.":[61],"Therefore,":[62],"dual":[64],"array,":[66],"which":[67,81,128],"was":[68],"required":[69],"conventional":[72],"interpolation":[74,119],"DDSs,":[75],"be":[77],"reduced":[78,134],"by":[79],"half,":[80],"is":[82,94,114,133],"suitable":[83],"for":[84],"low":[85],"power":[86],"consumption.":[87],"purity":[90],"this":[92],"tolerant":[95],"PVT":[97],"variations,":[98],"because":[99],"manufacturing":[101],"variation":[102],"or":[107],"unit":[108],"current":[109],"array":[113],"irrelevant":[115],"operation.":[120],"Experimental":[121],"results":[122],"confirm":[123],"synthesizer":[125],"operation":[126],"spurious":[130],"signal":[131],"level":[132],"less":[136],"than":[137],"that":[138],"accumulator.":[141]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}