{"id":"https://openalex.org/W2049253819","doi":"https://doi.org/10.1109/rws.2014.6830154","title":"High speed SAR ADC using fast conversion loop","display_name":"High speed SAR ADC using fast conversion loop","publication_year":2014,"publication_date":"2014-01-01","ids":{"openalex":"https://openalex.org/W2049253819","doi":"https://doi.org/10.1109/rws.2014.6830154","mag":"2049253819"},"language":"en","primary_location":{"id":"doi:10.1109/rws.2014.6830154","is_oa":false,"landing_page_url":"https://doi.org/10.1109/rws.2014.6830154","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE Radio and Wireless Symposium (RWS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5022761722","display_name":"Masoud Ensafdaran","orcid":null},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Masoud Ensafdaran","raw_affiliation_strings":["The University of Texas at Dallas, Richardson, Texas, USA","The University of Texas at Dallas, Richardson, 75080, USA,"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The University of Texas at Dallas, Richardson, Texas, USA","institution_ids":["https://openalex.org/I162577319"]},{"raw_affiliation_string":"The University of Texas at Dallas, Richardson, 75080, USA,","institution_ids":["https://openalex.org/I162577319"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020170250","display_name":"Won Namgoong","orcid":null},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Won Namgoong","raw_affiliation_strings":["The University of Texas at Dallas, Richardson, Texas, USA","The University of Texas at Dallas, Richardson, 75080, USA,"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The University of Texas at Dallas, Richardson, Texas, USA","institution_ids":["https://openalex.org/I162577319"]},{"raw_affiliation_string":"The University of Texas at Dallas, Richardson, 75080, USA,","institution_ids":["https://openalex.org/I162577319"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.1924,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.567634,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"193","last_page":"195"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/comparator","display_name":"Comparator","score":0.8436590433120728},{"id":"https://openalex.org/keywords/successive-approximation-adc","display_name":"Successive approximation ADC","score":0.7821861505508423},{"id":"https://openalex.org/keywords/clock-generator","display_name":"Clock generator","score":0.6599106788635254},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6165854930877686},{"id":"https://openalex.org/keywords/effective-number-of-bits","display_name":"Effective number of bits","score":0.6027936339378357},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5851254463195801},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.4941301643848419},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.48250770568847656},{"id":"https://openalex.org/keywords/loop","display_name":"Loop (graph theory)","score":0.4189901053905487},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.41540154814720154},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.26752161979675293},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.20989182591438293},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19765037298202515},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.18303224444389343},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.14662662148475647},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08452391624450684}],"concepts":[{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.8436590433120728},{"id":"https://openalex.org/C60154766","wikidata":"https://www.wikidata.org/wiki/Q2650458","display_name":"Successive approximation ADC","level":4,"score":0.7821861505508423},{"id":"https://openalex.org/C2778023540","wikidata":"https://www.wikidata.org/wiki/Q2164847","display_name":"Clock generator","level":4,"score":0.6599106788635254},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6165854930877686},{"id":"https://openalex.org/C16671190","wikidata":"https://www.wikidata.org/wiki/Q505579","display_name":"Effective number of bits","level":3,"score":0.6027936339378357},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5851254463195801},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.4941301643848419},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.48250770568847656},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.4189901053905487},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.41540154814720154},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.26752161979675293},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.20989182591438293},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19765037298202515},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.18303224444389343},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.14662662148475647},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08452391624450684},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/rws.2014.6830154","is_oa":false,"landing_page_url":"https://doi.org/10.1109/rws.2014.6830154","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE Radio and Wireless Symposium (RWS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8399999737739563,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1521159484","https://openalex.org/W1964531905","https://openalex.org/W1970911085","https://openalex.org/W1983402659","https://openalex.org/W2053451635","https://openalex.org/W2057996228","https://openalex.org/W2097216498","https://openalex.org/W2109190350","https://openalex.org/W2118530541","https://openalex.org/W2123716779","https://openalex.org/W2132406028","https://openalex.org/W2155589054","https://openalex.org/W4234604932","https://openalex.org/W4285719527","https://openalex.org/W6663796909"],"related_works":["https://openalex.org/W2914701507","https://openalex.org/W2905521207","https://openalex.org/W2168717468","https://openalex.org/W2278942241","https://openalex.org/W2161345192","https://openalex.org/W2783221760","https://openalex.org/W3156142317","https://openalex.org/W2082979872","https://openalex.org/W2076314239","https://openalex.org/W2037883221"],"abstract_inverted_index":{"A":[0,32],"10b":[1],"250MS/s":[2],"SAR":[3,12,30,44],"ADC":[4,45],"using":[5,17],"a":[6,18,23,27],"fast":[7],"loop":[8,13],"is":[9,15,40,46],"presented.":[10],"The":[11,43],"delay":[14],"minimized":[16,37],"two-speed":[19],"variable":[20],"clock":[21],"generator,":[22],"semi-dynamic":[24],"comparator":[25],"and":[26,52],"latch":[28],"based":[29],"logic.":[31],"metastability":[33],"detection":[34],"circuit":[35],"with":[36,56],"self-metastability":[38],"window":[39],"also":[41],"proposed.":[42],"implemented":[47],"in":[48],"65nm":[49],"CMOS":[50],"process":[51],"achieves":[53],"250":[54],"MS/s":[55],"ENOB":[57],"of":[58],"8.63b":[59],"while":[60],"dissipating":[61],"6mA":[62],"at":[63],"1.2V":[64],"supply.":[65]},"counts_by_year":[{"year":2017,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}