{"id":"https://openalex.org/W2139431698","doi":"https://doi.org/10.1109/rttas.2004.1317287","title":"Scheduling of iterative algorithms on FPGA with pipelined arithmetic unit","display_name":"Scheduling of iterative algorithms on FPGA with pipelined arithmetic unit","publication_year":2004,"publication_date":"2004-11-12","ids":{"openalex":"https://openalex.org/W2139431698","doi":"https://doi.org/10.1109/rttas.2004.1317287","mag":"2139431698"},"language":"en","primary_location":{"id":"doi:10.1109/rttas.2004.1317287","is_oa":false,"landing_page_url":"https://doi.org/10.1109/rttas.2004.1317287","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. RTAS 2004. 10th IEEE Real-Time and Embedded Technology and Applications Symposium, 2004.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"P. Sucha","orcid":null},"institutions":[{"id":"https://openalex.org/I44504214","display_name":"Czech Technical University in Prague","ror":"https://ror.org/03kqpb082","country_code":"CZ","type":"education","lineage":["https://openalex.org/I44504214"]}],"countries":["CZ"],"is_corresponding":true,"raw_author_name":"P. Sucha","raw_affiliation_strings":["Department of Control Engineering, Faculty of Electrical Engineering, Czech Technical University, Czech Republic","Dept. of Control Eng., Czech Tech. Univ., Prague, Czech Republic"],"affiliations":[{"raw_affiliation_string":"Department of Control Engineering, Faculty of Electrical Engineering, Czech Technical University, Czech Republic","institution_ids":["https://openalex.org/I44504214"]},{"raw_affiliation_string":"Dept. of Control Eng., Czech Tech. Univ., Prague, Czech Republic","institution_ids":["https://openalex.org/I44504214"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058876274","display_name":"Z. Pohl","orcid":null},"institutions":[{"id":"https://openalex.org/I4210119419","display_name":"Czech Academy of Sciences, Institute of Information Theory and Automation","ror":"https://ror.org/03h1hsz49","country_code":"CZ","type":"facility","lineage":["https://openalex.org/I202391551","https://openalex.org/I4210119419"]},{"id":"https://openalex.org/I44504214","display_name":"Czech Technical University in Prague","ror":"https://ror.org/03kqpb082","country_code":"CZ","type":"education","lineage":["https://openalex.org/I44504214"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Z. Pohl","raw_affiliation_strings":["Department of Signal Processing, Institute of Information Theory and Automation AS CR, Czech Republic","Czech Technical Univ. in Prague"],"affiliations":[{"raw_affiliation_string":"Department of Signal Processing, Institute of Information Theory and Automation AS CR, Czech Republic","institution_ids":["https://openalex.org/I4210119419"]},{"raw_affiliation_string":"Czech Technical Univ. in Prague","institution_ids":["https://openalex.org/I44504214"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039174863","display_name":"Zden\u011bk Hanz\u00e1lek","orcid":"https://orcid.org/0000-0002-8135-1296"},"institutions":[{"id":"https://openalex.org/I202391551","display_name":"Czech Academy of Sciences","ror":"https://ror.org/053avzc18","country_code":"CZ","type":"government","lineage":["https://openalex.org/I202391551"]},{"id":"https://openalex.org/I44504214","display_name":"Czech Technical University in Prague","ror":"https://ror.org/03kqpb082","country_code":"CZ","type":"education","lineage":["https://openalex.org/I44504214"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Z. Hanzalek","raw_affiliation_strings":["Department of Control Engineering, Faculty of Electrical Engineering, Czech Technical University, Czech Republic","Czech Academy of Sciences"],"affiliations":[{"raw_affiliation_string":"Department of Control Engineering, Faculty of Electrical Engineering, Czech Technical University, Czech Republic","institution_ids":["https://openalex.org/I44504214"]},{"raw_affiliation_string":"Czech Academy of Sciences","institution_ids":["https://openalex.org/I202391551"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I44504214"],"apc_list":null,"apc_paid":null,"fwci":2.7744,"has_fulltext":false,"cited_by_count":18,"citation_normalized_percentile":{"value":0.91907302,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"404","last_page":"412"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7031857371330261},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.6007838845252991},{"id":"https://openalex.org/keywords/integer-programming","display_name":"Integer programming","score":0.5414336919784546},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5382897853851318},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5202173590660095},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5082144737243652},{"id":"https://openalex.org/keywords/logarithm","display_name":"Logarithm","score":0.44766780734062195},{"id":"https://openalex.org/keywords/schedule","display_name":"Schedule","score":0.4246494174003601},{"id":"https://openalex.org/keywords/processor-scheduling","display_name":"Processor scheduling","score":0.42204004526138306},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.34344324469566345},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2392531931400299},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.0971546471118927}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7031857371330261},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.6007838845252991},{"id":"https://openalex.org/C56086750","wikidata":"https://www.wikidata.org/wiki/Q6042592","display_name":"Integer programming","level":2,"score":0.5414336919784546},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5382897853851318},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5202173590660095},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5082144737243652},{"id":"https://openalex.org/C39927690","wikidata":"https://www.wikidata.org/wiki/Q11197","display_name":"Logarithm","level":2,"score":0.44766780734062195},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.4246494174003601},{"id":"https://openalex.org/C2984822820","wikidata":"https://www.wikidata.org/wiki/Q1123036","display_name":"Processor scheduling","level":3,"score":0.42204004526138306},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.34344324469566345},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2392531931400299},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.0971546471118927},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/rttas.2004.1317287","is_oa":false,"landing_page_url":"https://doi.org/10.1109/rttas.2004.1317287","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. RTAS 2004. 10th IEEE Real-Time and Embedded Technology and Applications Symposium, 2004.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W22632632","https://openalex.org/W1503096262","https://openalex.org/W1564250817","https://openalex.org/W1965934994","https://openalex.org/W1982666792","https://openalex.org/W2038076412","https://openalex.org/W2040414745","https://openalex.org/W2053381804","https://openalex.org/W2060160256","https://openalex.org/W2068482666","https://openalex.org/W2074352684","https://openalex.org/W2093526806","https://openalex.org/W2095740986","https://openalex.org/W2099063334","https://openalex.org/W2113679613","https://openalex.org/W2139228461","https://openalex.org/W2183252698","https://openalex.org/W2743045177","https://openalex.org/W6674376514","https://openalex.org/W6686260524"],"related_works":["https://openalex.org/W2111241003","https://openalex.org/W2355315220","https://openalex.org/W4200391368","https://openalex.org/W2210979487","https://openalex.org/W2074043759","https://openalex.org/W2316202402","https://openalex.org/W2082487009","https://openalex.org/W2373535795","https://openalex.org/W3103262449","https://openalex.org/W2787763930"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,7,17,45,64],"scheduling":[4,50],"technique":[5],"for":[6,13,20],"library":[8],"of":[9,80],"arithmetic":[10],"logarithmic":[11],"modules":[12],"FPGA":[14],"illustrated":[15],"on":[16,44,67],"RLS":[18,82],"filter":[19,83],"active":[21],"noise":[22],"cancellation.":[23],"The":[24,40],"problem":[25,58],"under":[26],"assumption":[27],"is":[28,42,59],"to":[29,47,73],"find":[30],"an":[31],"optimal":[32],"periodic":[33],"cyclic":[34,49],"schedule":[35],"satisfying":[36],"the":[37],"timing":[38],"constraints.":[39],"approach":[41],"based":[43,66],"transformation":[46],"monoprocessor":[48],"with":[51],"precedence":[52],"delays.":[53],"We":[54],"prove":[55],"that":[56,71],"this":[57],"NP-hard":[60],"and":[61],"we":[62],"suggest":[63],"solution":[65],"integer":[68],"linear":[69],"programming":[70],"allows":[72],"minimize":[74],"completion":[75],"time.":[76],"Finally":[77],"experimental":[78],"results":[79],"optimized":[81],"are":[84],"shown.":[85]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2026-03-25T23:56:10.502304","created_date":"2025-10-10T00:00:00"}