{"id":"https://openalex.org/W1954479714","doi":"https://doi.org/10.1109/rttas.2004.1317285","title":"Realistic analysis of limited parallel software / hardware implementations","display_name":"Realistic analysis of limited parallel software / hardware implementations","publication_year":2004,"publication_date":"2004-11-12","ids":{"openalex":"https://openalex.org/W1954479714","doi":"https://doi.org/10.1109/rttas.2004.1317285","mag":"1954479714"},"language":"en","primary_location":{"id":"doi:10.1109/rttas.2004.1317285","is_oa":false,"landing_page_url":"https://doi.org/10.1109/rttas.2004.1317285","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. RTAS 2004. 10th IEEE Real-Time and Embedded Technology and Applications Symposium, 2004.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5086605034","display_name":"Neil Audsley","orcid":"https://orcid.org/0000-0003-3739-6590"},"institutions":[{"id":"https://openalex.org/I52099693","display_name":"University of York","ror":"https://ror.org/04m01e293","country_code":"GB","type":"education","lineage":["https://openalex.org/I52099693"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"N.C. Audsley","raw_affiliation_strings":["Department of Computer Science, University of York, UK","Dept. of Comput. Sci., York Univ., UK#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of York, UK","institution_ids":["https://openalex.org/I52099693"]},{"raw_affiliation_string":"Dept. of Comput. Sci., York Univ., UK#TAB#","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5064523106","display_name":"Konstantinos Bletsas","orcid":"https://orcid.org/0000-0002-3640-0239"},"institutions":[{"id":"https://openalex.org/I52099693","display_name":"University of York","ror":"https://ror.org/04m01e293","country_code":"GB","type":"education","lineage":["https://openalex.org/I52099693"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"K. Bletsas","raw_affiliation_strings":["Department of Computer Science, University of York, UK","Dept. of Comput. Sci., York Univ., UK#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of York, UK","institution_ids":["https://openalex.org/I52099693"]},{"raw_affiliation_string":"Dept. of Comput. Sci., York Univ., UK#TAB#","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5086605034"],"corresponding_institution_ids":["https://openalex.org/I52099693"],"apc_list":null,"apc_paid":null,"fwci":0.7923,"has_fulltext":false,"cited_by_count":18,"citation_normalized_percentile":{"value":0.71236887,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"388","last_page":"395"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9958000183105469,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8060801029205322},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.6299500465393066},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.6122754812240601},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.589206337928772},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.570570170879364},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5466823577880859},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.528351366519928},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.46407225728034973},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.44832083582878113},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.40414246916770935},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.13203579187393188}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8060801029205322},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.6299500465393066},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.6122754812240601},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.589206337928772},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.570570170879364},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5466823577880859},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.528351366519928},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.46407225728034973},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.44832083582878113},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.40414246916770935},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.13203579187393188},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/rttas.2004.1317285","is_oa":false,"landing_page_url":"https://doi.org/10.1109/rttas.2004.1317285","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. RTAS 2004. 10th IEEE Real-Time and Embedded Technology and Applications Symposium, 2004.","raw_type":"proceedings-article"},{"id":"pmh:oai:eprints.whiterose.ac.uk:6190","is_oa":false,"landing_page_url":"https://eprints.whiterose.ac.uk/6190/","pdf_url":null,"source":{"id":"https://openalex.org/S4306400854","display_name":"White Rose Research Online (University of Leeds, The University of Sheffield, University of York)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I2800616092","host_organization_name":"White Rose University Consortium","host_organization_lineage":["https://openalex.org/I2800616092"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Proceedings Paper"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1514004212","https://openalex.org/W1524254874","https://openalex.org/W1524268802","https://openalex.org/W1921876843","https://openalex.org/W1989896390","https://openalex.org/W2034751786","https://openalex.org/W2042979415","https://openalex.org/W2061604444","https://openalex.org/W2064207294","https://openalex.org/W2109488193","https://openalex.org/W2125784073","https://openalex.org/W2129578519","https://openalex.org/W2165172064","https://openalex.org/W2328980678","https://openalex.org/W4232369512","https://openalex.org/W6631531044","https://openalex.org/W6678553678"],"related_works":["https://openalex.org/W1612076744","https://openalex.org/W2152074211","https://openalex.org/W2126857316","https://openalex.org/W2129019972","https://openalex.org/W3164085601","https://openalex.org/W1522032972","https://openalex.org/W2113308450","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W2139962137"],"abstract_inverted_index":{"Proposed":[0],"real-time":[1],"system":[2,25,89],"implementations":[3],"combine":[4],"reconfigurable":[5,49,97],"hardware":[6,13,98],"(for":[7],"speed-up)":[8],"with":[9,41],"processor-memory":[10],"architectures.":[11],"Such":[12],"can":[14,31],"execute":[15,32],"many":[16],"functions":[17,45],"in":[18,39],"parallel,":[19],"leading":[20],"to":[21,56],"a":[22,27,42,70],"limited":[23,82],"parallel":[24,40,83],"where":[26],"single":[28],"software":[29],"process":[30],"on":[33,47],"the":[34,48,96],"processor":[35],"at":[36],"any":[37],"time,":[38],"number":[43],"of":[44,69],"implemented":[46],"hardware.":[50],"This":[51,73],"approach":[52],"is":[53],"not":[54],"amenable":[55],"conventional":[57],"fixed":[58,77],"priority":[59,78],"timing":[60,79],"analysis,":[61],"as":[62,95],"fundamental":[63],"assumptions":[64],"are":[65],"compromised,":[66],"namely":[67],"that":[68],"critical":[71],"instant.":[72],"paper":[74],"describes":[75],"generalised":[76],"analysis":[80],"for":[81],"systems,":[84],"illustrated":[85],"by":[86],"an":[87],"example":[88],"utilising":[90],"field":[91],"programmable":[92],"gate":[93],"arrays":[94],"resource.":[99]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":6},{"year":2013,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}