{"id":"https://openalex.org/W4388280402","doi":"https://doi.org/10.1109/rtcsa58653.2023.00015","title":"IRQ Coloring and the Subtle Art of Mitigating Interrupt-Generated Interference","display_name":"IRQ Coloring and the Subtle Art of Mitigating Interrupt-Generated Interference","publication_year":2023,"publication_date":"2023-08-30","ids":{"openalex":"https://openalex.org/W4388280402","doi":"https://doi.org/10.1109/rtcsa58653.2023.00015"},"language":"en","primary_location":{"id":"doi:10.1109/rtcsa58653.2023.00015","is_oa":false,"landing_page_url":"https://doi.org/10.1109/rtcsa58653.2023.00015","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE 29th International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5070067082","display_name":"Diogo Alpuim Costa","orcid":"https://orcid.org/0000-0002-1377-3032"},"institutions":[{"id":"https://openalex.org/I99682543","display_name":"University of Minho","ror":"https://ror.org/037wpkx04","country_code":"PT","type":"education","lineage":["https://openalex.org/I99682543"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Diogo Costa","raw_affiliation_strings":["Universidade do Minho,Centro ALGORITMI / LASI,Portugal","Centro ALGORITMI / LASI, Universidade do Minho, Portugal"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidade do Minho,Centro ALGORITMI / LASI,Portugal","institution_ids":["https://openalex.org/I99682543"]},{"raw_affiliation_string":"Centro ALGORITMI / LASI, Universidade do Minho, Portugal","institution_ids":["https://openalex.org/I99682543"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043964267","display_name":"Luca Cuomo","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Luca Cuomo","raw_affiliation_strings":["Huawei Pisa Research Center,Pisa,Italy","Huawei Pisa Research Center, Pisa, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Huawei Pisa Research Center,Pisa,Italy","institution_ids":[]},{"raw_affiliation_string":"Huawei Pisa Research Center, Pisa, Italy","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009458019","display_name":"Daniel Oliveira","orcid":"https://orcid.org/0000-0003-4119-8482"},"institutions":[{"id":"https://openalex.org/I99682543","display_name":"University of Minho","ror":"https://ror.org/037wpkx04","country_code":"PT","type":"education","lineage":["https://openalex.org/I99682543"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Daniel Oliveira","raw_affiliation_strings":["Universidade do Minho,Centro ALGORITMI / LASI,Portugal","Centro ALGORITMI / LASI, Universidade do Minho, Portugal"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidade do Minho,Centro ALGORITMI / LASI,Portugal","institution_ids":["https://openalex.org/I99682543"]},{"raw_affiliation_string":"Centro ALGORITMI / LASI, Universidade do Minho, Portugal","institution_ids":["https://openalex.org/I99682543"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056881452","display_name":"Ida Maria Savino","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Ida Maria Savino","raw_affiliation_strings":["Huawei Pisa Research Center,Pisa,Italy","Huawei Pisa Research Center, Pisa, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Huawei Pisa Research Center,Pisa,Italy","institution_ids":[]},{"raw_affiliation_string":"Huawei Pisa Research Center, Pisa, Italy","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046475882","display_name":"Bruno Morelli","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Bruno Morelli","raw_affiliation_strings":["Huawei Pisa Research Center,Pisa,Italy","Huawei Pisa Research Center, Pisa, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Huawei Pisa Research Center,Pisa,Italy","institution_ids":[]},{"raw_affiliation_string":"Huawei Pisa Research Center, Pisa, Italy","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101518950","display_name":"Jos\u00e9 Martins","orcid":"https://orcid.org/0000-0001-9380-7150"},"institutions":[{"id":"https://openalex.org/I99682543","display_name":"University of Minho","ror":"https://ror.org/037wpkx04","country_code":"PT","type":"education","lineage":["https://openalex.org/I99682543"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Jos\u00e9 Martins","raw_affiliation_strings":["Universidade do Minho,Centro ALGORITMI / LASI,Portugal","Centro ALGORITMI / LASI, Universidade do Minho, Portugal"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidade do Minho,Centro ALGORITMI / LASI,Portugal","institution_ids":["https://openalex.org/I99682543"]},{"raw_affiliation_string":"Centro ALGORITMI / LASI, Universidade do Minho, Portugal","institution_ids":["https://openalex.org/I99682543"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035705306","display_name":"Alessandro Biasci","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Alessandro Biasci","raw_affiliation_strings":["Huawei Pisa Research Center,Pisa,Italy","Huawei Pisa Research Center, Pisa, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Huawei Pisa Research Center,Pisa,Italy","institution_ids":[]},{"raw_affiliation_string":"Huawei Pisa Research Center, Pisa, Italy","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5058864507","display_name":"Sandro Pinto","orcid":"https://orcid.org/0000-0003-4580-7484"},"institutions":[{"id":"https://openalex.org/I99682543","display_name":"University of Minho","ror":"https://ror.org/037wpkx04","country_code":"PT","type":"education","lineage":["https://openalex.org/I99682543"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Sandro Pinto","raw_affiliation_strings":["Universidade do Minho,Centro ALGORITMI / LASI,Portugal","Centro ALGORITMI / LASI, Universidade do Minho, Portugal"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universidade do Minho,Centro ALGORITMI / LASI,Portugal","institution_ids":["https://openalex.org/I99682543"]},{"raw_affiliation_string":"Centro ALGORITMI / LASI, Universidade do Minho, Portugal","institution_ids":["https://openalex.org/I99682543"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.8075,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.90027701,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":93,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"47","last_page":"56"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.777450680732727},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5183616280555725},{"id":"https://openalex.org/keywords/interrupt","display_name":"Interrupt","score":0.5162379741668701},{"id":"https://openalex.org/keywords/memory-footprint","display_name":"Memory footprint","score":0.5099931955337524},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.4887699782848358},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4827391505241394},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.46729353070259094},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.46143293380737305},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.3382822573184967},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.3243710398674011},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.26116934418678284},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.16390636563301086}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.777450680732727},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5183616280555725},{"id":"https://openalex.org/C41661131","wikidata":"https://www.wikidata.org/wiki/Q220764","display_name":"Interrupt","level":3,"score":0.5162379741668701},{"id":"https://openalex.org/C74912251","wikidata":"https://www.wikidata.org/wiki/Q6815727","display_name":"Memory footprint","level":2,"score":0.5099931955337524},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.4887699782848358},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4827391505241394},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.46729353070259094},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.46143293380737305},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.3382822573184967},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3243710398674011},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.26116934418678284},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.16390636563301086},{"id":"https://openalex.org/C173018170","wikidata":"https://www.wikidata.org/wiki/Q165678","display_name":"Microcontroller","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/rtcsa58653.2023.00015","is_oa":false,"landing_page_url":"https://doi.org/10.1109/rtcsa58653.2023.00015","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE 29th International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5299999713897705}],"awards":[{"id":"https://openalex.org/G4206459064","display_name":null,"funder_award_id":"UIDB/00319/2020","funder_id":"https://openalex.org/F4320337197","funder_display_name":"Nuclear Fuel Cycle and Supply Chain"}],"funders":[{"id":"https://openalex.org/F4320337197","display_name":"Nuclear Fuel Cycle and Supply Chain","ror":"https://ror.org/05tj7dm33"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":35,"referenced_works":["https://openalex.org/W1540112335","https://openalex.org/W2003192087","https://openalex.org/W2015827499","https://openalex.org/W2054495773","https://openalex.org/W2114620069","https://openalex.org/W2118378639","https://openalex.org/W2122969894","https://openalex.org/W2134120396","https://openalex.org/W2149075075","https://openalex.org/W2230430964","https://openalex.org/W2614629969","https://openalex.org/W2642568136","https://openalex.org/W2725814501","https://openalex.org/W2774191434","https://openalex.org/W2798282005","https://openalex.org/W2891658134","https://openalex.org/W2913716837","https://openalex.org/W2918551194","https://openalex.org/W2918580624","https://openalex.org/W2920103512","https://openalex.org/W2920648274","https://openalex.org/W2964503536","https://openalex.org/W3023053959","https://openalex.org/W3034646868","https://openalex.org/W3041364017","https://openalex.org/W3214110204","https://openalex.org/W4232751114","https://openalex.org/W4240053329","https://openalex.org/W4252713891","https://openalex.org/W4381886089","https://openalex.org/W6738254432","https://openalex.org/W6740004949","https://openalex.org/W6766493150","https://openalex.org/W6773222381","https://openalex.org/W6799232404"],"related_works":["https://openalex.org/W4288898221","https://openalex.org/W2358308054","https://openalex.org/W2391783641","https://openalex.org/W2109690896","https://openalex.org/W4231875098","https://openalex.org/W4230529130","https://openalex.org/W2391365542","https://openalex.org/W2361731841","https://openalex.org/W2386367690","https://openalex.org/W2081416538"],"abstract_inverted_index":{"Integrating":[0],"workloads":[1,120,147],"with":[2],"differing":[3],"criticality":[4],"levels":[5],"presents":[6,203],"a":[7,111,168,185],"formidable":[8],"challenge":[9],"in":[10],"achieving":[11],"the":[12,38,45,116,133,155,164,199],"stringent":[13],"spatial":[14],"and":[15,80,96,103,124,162,189,205],"temporal":[16],"isolation":[17],"requirements":[18],"imposed":[19],"by":[20,49],"safety-critical":[21,119],"standards":[22],"such":[23,76,88],"as":[24,77],"ISO26262.":[25],"The":[26,65],"shift":[27],"towards":[28],"high-performance":[29,170],"multicore":[30,171],"platforms":[31],"has":[32,68],"been":[33,84],"posing":[34],"increasing":[35],"issues":[36],"to":[37,44,55,86,142,210],"so-called":[39,156],"mixed-criticality":[40],"systems":[41],"(MCS)":[42],"due":[43],"reciprocal":[46],"interference":[47,144],"created":[48],"consolidated":[50],"subsystems":[51],"vying":[52],"for":[53,184,193],"access":[54],"shared":[56],"(microarchitectural)":[57],"resources":[58],"(e.g.,":[59],"caches,":[60],"bus":[61],"interconnect,":[62],"memory":[63,81,101],"controller).":[64],"research":[66],"community":[67],"acknowledged":[69],"all":[70],"these":[71,91],"challenges.":[72],"Thus,":[73],"several":[74],"techniques,":[75],"cache":[78],"partitioning":[79],"throttling,":[82],"have":[83,93],"proposed":[85],"mitigate":[87,143],"interference;":[89],"however,":[90],"techniques":[92],"some":[94],"drawbacks":[95],"limitations":[97],"that":[98,118,198],"impact":[99],"performance,":[100],"footprint,":[102],"availability.":[104],"In":[105],"this":[106],"work,":[107],"we":[108,127],"look":[109],"from":[110,115],"different":[112],"perspective.":[113],"Departing":[114],"observation":[117],"are":[121],"typically":[122],"event-":[123],"thus":[125],"interrupt-driven,":[126],"mask":[128],"\u201ccolored\u201d":[129],"interrupts":[130],"based":[131],"on":[132,145,167],"Quality":[134],"of":[135],"Service":[136],"(QoS)":[137],"assessment,":[138],"providing":[139],"fine-grain":[140],"control":[141],"critical":[146],"without":[148],"entirely":[149],"suspending":[150],"non-critical":[151],"workloads.":[152,195],"We":[153,160,196],"propose":[154],"IRQ":[157,165,200],"coloring":[158,201],"technique.":[159],"implement":[161],"evaluate":[163],"Coloring":[166],"reference":[169],"platform,":[172],"i.e.,":[173,181],"Xilinx":[174],"ZCU102.":[175],"Results":[176],"demonstrate":[177],"negligible":[178],"performance":[179],"overhead,":[180],"<":[182],"1%":[183],"100":[186],"microseconds":[187],"period,":[188],"reasonable":[190],"throughput":[191],"guarantees":[192,207],"medium-critical":[194],"argue":[197],"technique":[202],"predictability":[204],"intermediate":[206],"advantages":[208],"compared":[209],"state-of-art":[211],"mechanisms.":[212]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":5},{"year":2024,"cited_by_count":3}],"updated_date":"2026-08-30T07:30:35.949966","created_date":"2025-10-10T00:00:00"}